Buscar
Mostrando ítems 1-10 de 10
Artículo
Integration of nanoscale memristor synapses in neuromorphic computing architectures
(Institute of Physics Publishing, 2013)
Conventional neuro-computing architectures and artificial neural networks have often been developed with no or loose connections to neuroscience. As a consequence, they have largely ignored key features of biological neural ...
Ponencia
An ultra-low-power voltage-mode asynchronous WTA-LTA circuit
(Institute of Electrical and Electronics Engineers, 2013)
This paper presents an asynchronous mixed-signal WTA-LTA circuit conceived to carry out local minimummaximum indexing in massively parallel image processing arrays. The hardware is focused on energy-efficient operation. ...
Artículo
Frequency behavior of saturated nonlinear function series based on opamps
(Sociedad Mexicana de Física, 2013)
In multiscroll chaotic circuit design based on active devices, piece-wise linear (PWL) approaches are often used to model the behavior of nonlinear functions, thereby that the behavior of a chaotic system can be forecasted ...
Artículo
Prototipado rápido de sistemas de procesado de vídeo basados en el VFBC de Xilinx
(Cuba. Ministerio de Educación Superior, 2013)
El presente trabajo desarrolla módulos hardware para el prototipado rápido de sistemas de procesado de vídeo basados en el controlador de memoria para fotogramas de vídeo (VFBC) de Xilinx. Esta implementación permite el ...
Artículo
CAD tools for hardware implementation of embedded fuzzy systems on FPGAs
(Institute of Electrical and Electronics Engineers, 2013)
This paper describes two computer-aided design (CAD) tools for automatic synthesis of fuzzy logic-based inference systems. The tools share a common architecture for efficient hardware implementation of fuzzy modules, but ...
Ponencia
Design Methodology for Face Detection Acceleration
(Institute of Electrical and Electronics Engineers, 2013)
A design methodology to accelerate the face detection for embedded systems is described, starting from high level (algorithm optimization) and ending with low level (software and hardware codesign) by addressing the ...
Artículo
Multi-casting mesh AER: A scalable assembly approach for reconfigurable neuromorphic structured AER systems. Application to ConvNets
(Institute of Electrical and Electronics Engineers, 2013)
This paper presents a modular, scalable approach to assembling hierarchically structured neuromorphic Address Event Representation (AER) systems. The method consists of arranging modules in a 2D mesh, each communicating ...
Ponencia
Cell-culture Real-Time Monitoring: an Oscillation-based Approach
(Universidad de Sevilla, 2013)
In this work, a way to cell-culture real-time monitoring system by means of the Oscillation-Based Test (OBT) methodology [1]is proposed and implemented with Texas Instrument (TI) components. The idea is inspired in ...
Artículo
Library for model-based design of image processing algorithms on FPGAs
(Universidad Pedagógica y Tecnológica de Colombia, 2013)
This paper describes a library (XSGImgLib) that includes parameterizable blocks to implement low-level image processing tasks on FPGAs. A modelbased design technique provided by Xilinx System Generator (XSG) has been used ...
Ponencia
A CMOS 8×8 SPAD array for Time-of-Flight measurement and light-spot statistics
(Institute of Electrical and Electronics Engineers, 2013)
The design and simulation of a CMOS 8 × 8 single photon avalanche diode (SPAD) array is presented. The chip has been fabricated in a 0.18μm standard CMOS technology and implements a double functionality: measuring the ...