Listar por autor 

Listar por autor "Quintana Toledo, José María"                

Mostrando ítems 21-29 de 29

    • Ponencia
      Icon

      Redes MOBILE MOS-NDR operando con reloj de una fase 

      Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (2010)
      La existencia de dispositivos con una característica I-V que exhibe una resistencia diferencial negativa (Negative ...
    • Ponencia
      Icon

      RTD based logic circuits using generalized threshold gates 

      Pettenghi Roldán, Héctor; Avedillo de Juan, María José; Quintana Toledo, José María (2008)
      Many logic circuit applications of Resonant Tunneling Diodes are based on the MOnostable-BIstable Logic Element (MOBILE). ...
    • Artículo
      Icon

      RTD-CMOS pipelined networks for reduced power consumption 

      Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Institute of Electrical and Electronics Engineers, 2011)
      The incorporation of resonant tunneling diodes (RTDs) into III/V transistor technologies has shown an improved circuit ...
    • Artículo
      Icon

      Simplified single-phase clock scheme for MOBILE networks 

      Núñez Martínez, Juan; Quintana Toledo, José María; Avedillo de Juan, María José (Institute of Electrical and Electronics Engineers, 2011)
      MOBILE networks can be operated in a gate-level pipelined fashion allowing high through-output. If MOBILE gates are directly ...
    • Artículo
      Icon

      Sorting networks implemented as νMOS circuits 

      Rodríguez Villegas, Esther; Quintana Toledo, José María; Avedillo de Juan, María José; Rueda Rueda, Adoración (Institute of Electrical and Electronics Engineers, 1998)
      A new realisation for n-input sorters is presented. Resorting to the neuron-MOS (νMOS) concept and to an adequate electrical scheme, a compact and efficient implementation is obtained.
    • Artículo
      Icon

      State merging and state splitting via state assignment: a new FSM synthesis algorithm 

      Avedillo de Juan, María José; Quintana Toledo, José María; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1994)
      The authors describe a state assignment algorithm for FSMs which produces an assignment of non-necessarily distinct, and ...
    • Ponencia
      Icon

      Two-Phase MOBILE Interconnection Schemes for Ultra-Grain Pipeline Applications 

      Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Springer, 2013)
      Monostable to Bistable (MOBILE) gates are very suitable for the implementation of gate-level pipelines which can be achieved ...
    • Artículo
      Icon

      Two-phase RTD-CMOS pipelined circuits 

      Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Institute of Electrical and Electronics Engineers, 2012)
      MOnostable-BIstable Logic Element (MOBILE) networks can be operated in a gate-level pipelined fashion (nanopipeline) ...
    • Ponencia
      Icon

      Using multi-threshold threshold gates in rtd-based logic design. A case study 

      Pettenghi Roldán, Héctor; Avedillo de Juan, María José; Quintana Toledo, José María (Laboratoire TIMA, 2007)
      The basic building blocks for Resonant Tunnelling Diode (RTD) logic circuits are Threshold Gates (TGs) instead of the ...