Artículo
FVF-Based Low-Dropout Voltage Regulator with Fast Charging/Discharging Paths for Fast Line and Load Regulation
Autor/es | Hinojo Montero, José María
Luján Martínez, Clara Isabel Torralba Silgado, Antonio Jesús Ramírez Angulo, Jaime |
Departamento | Universidad de Sevilla. Departamento de Ingeniería Electrónica |
Fecha de publicación | 2017-06 |
Fecha de depósito | 2020-03-27 |
Publicado en |
|
Resumen | A new internally compensated low drop-out voltage
regulator based on the cascoded flipped voltage follower is
presented in this paper. Adaptive biasing current and fast
charging/discharging paths have been added to ... A new internally compensated low drop-out voltage regulator based on the cascoded flipped voltage follower is presented in this paper. Adaptive biasing current and fast charging/discharging paths have been added to rapidly charge and discharge the parasitic capacitance of the pass transistor gate, thus improving the transient response. The proposed regulator was designed with standard 65-nm CMOS technology. Measurements show load and line regulations of 433.80 μV/mA and 5.61 mV/V, respectively. Furthermore, the output voltage spikes are kept under 76 mV for 0.1 mA to 100 mA load variations and 0.9 V to 1.2 V line variations with rise and fall times of 1 μs. The total current consumption is 17.88 μA (for a 0.9 V supply voltage). |
Agencias financiadoras | Ministerio de Economía y Competitividad (MINECO). España Junta de Andalucía |
Identificador del proyecto | TEC2015-71072-C3-3-R
P12-TIC-1862 |
Cita | Hinojo Montero, J.M., Luján Martínez, C.I., Torralba Silgado, A.J. y Ramírez Angulo, J. (2017). FVF-Based Low-Dropout Voltage Regulator with Fast Charging/Discharging Paths for Fast Line and Load Regulation. ETRI Journal, 39 (3), 373-382. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
FVF‐Based Low‐Dropout Voltage ... | 2.190Mb | [PDF] | Ver/ | |