Mostrar el registro sencillo del ítem

Artículo

dc.creatorMartín, Honorioes
dc.creatorMartín Holgado, Pedroes
dc.creatorMorilla García, Yolandaes
dc.creatorEntrena, Luises
dc.creatorSan Millán, Enriquees
dc.date.accessioned2018-09-27T09:37:51Z
dc.date.available2018-09-27T09:37:51Z
dc.date.issued2018
dc.identifier.citationMartín, H., Martín Holgado, P., Morilla García, Y., Entrena, L. y San Millán, E. (2018). Total Ionizing Dose Effects on a Delay-Based Physical Unclonable Function Implemented in FPGAs. Electronics, 7 (9), 163.
dc.identifier.issn2079-9292es
dc.identifier.urihttps://hdl.handle.net/11441/78860
dc.description.abstractPhysical Unclonable Functions (PUFs) are hardware security primitives that are increasingly being used for authentication and key generation in ICs and FPGAs. For space systems, they are a promising approach to meet the needs for secure communications at low cost. To this purpose, it is essential to determine if they are reliable in the space radiation environment. In this work we evaluate the Total Ionizing Dose effects on a delay-based PUF implemented in SRAM-FPGA, namely a Ring Oscillator PUF. Several major quality metrics have been used to analyze the evolution of the PUF response with the total ionizing dose. Experimental results demonstrate that total ionizing dose has a perceptible effect on the quality of the PUF response, but it could still be used for space applications by making some appropriate corrections.es
dc.description.sponsorshipMinisterio de Economía y Competitividad ESP2015-68245-C4-1-P, ESP-2015-68245-C4-4-P.es
dc.formatapplication/pdfes
dc.language.isoenges
dc.publisherMDPIes
dc.relation.ispartofElectronics, 7 (9), 163.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.subjectPhysical unclonable functiones
dc.subjectFPGAes
dc.subjectTotal ionizing dosees
dc.subjectCo-60 gamma radiationes
dc.subjectRing-oscillatores
dc.titleTotal Ionizing Dose Effects on a Delay-Based Physical Unclonable Function Implemented in FPGAses
dc.typeinfo:eu-repo/semantics/articlees
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/publishedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.relation.projectIDESP2015-68245-C4-1-Pes
dc.relation.projectIDESP-2015-68245-C4-4-Pes
dc.relation.publisherversionhttps://doi.org/10.3390/electronics7090163es
dc.identifier.doi10.3390/electronics7090163es
idus.format.extent11es
dc.journaltitleElectronicses
dc.publication.volumen7es
dc.publication.issue9es
dc.publication.initialPage163
dc.publication.endPage
dc.contributor.funderMinisterio de Economía y Competitividad (MINECO). España

FicherosTamañoFormatoVerDescripción
electronics-07-00163.pdf7.529MbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional