Mostrar el registro sencillo del ítem

Ponencia

dc.creatorHinojo Montero, José Maríaes
dc.creatorLuján Martínez, Clara Isabeles
dc.creatorTorralba Silgado, Antonio Jesúses
dc.date.accessioned2023-07-13T09:51:23Z
dc.date.available2023-07-13T09:51:23Z
dc.date.issued2018-11-14
dc.identifier.urihttps://hdl.handle.net/11441/147941
dc.description.abstractA new frequency compensation technique for output buffers able to manage a wide range of loads, is proposed in this paper. To improve the stability, this technique implements a variable zero nulling resistor in a classical Miller compensation. A replica circuit senses the operating region of the output stage and generates the required value of the nulling resistor. In order to validate the effectiveness of the proposed technique, an Internally Compensated Low Dropout (IC-LDO) regulator based on a classical topology has been chosen and designed in a 65 nm standard CMOS technology. Results show that the proposed compensation scheme improves the Phase Margin of the IC- LDO regulator keeping it higher than 54o for load currents from 0 to 100mA at the cost of increasing only 10% the total quiescent power consumption and negligible area.es
dc.formatapplication/pdfes
dc.language.isoenges
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.subjectAdaptive compensationes
dc.subjectLow dropout (IC-LDO) regulatores
dc.subjectStabilityes
dc.subjectMiller compensationes
dc.titleAdaptive Miller Compensation under Extreme Load Variations in IC-LDO regulatorses
dc.typeinfo:eu-repo/semantics/conferenceObjectes
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Ingeniería Electrónicaes
dc.contributor.groupUniversidad de Sevilla. TIC192: Ingeniería Electrónicaes
idus.validador.notaPostprint. Peer Reviewed. Ponencia no publicada en Conference on Design of Circuits and Integrated Circuits (DCIS)es
dc.eventtitleDCIS 2018es
dc.eventinstitutionLyon (Francia)es

FicherosTamañoFormatoVerDescripción
1_dcis2018 (arrastrado).pdf336.5KbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional