ListarArtículos (Tecnología Electrónica) por materia "VLSI design of cryptographic circuits"
Mostrando ítems 1-2 de 2
-
Artículo
Gate-Level Design Methodology for Side-Channel Resistant Logic Styles Using TFETs
(IEEE, 2021)The design of secure circuits in emerging technologies is an appealing area that requires new efforts and attention as an ...
-
Artículo
Gate-Level Hardware Countermeasure Comparison against Power Analysis Attacks
(MDPI, 2022-02)The fast settlement of privacy and secure operations in the Internet of Things (IoT) is appealing in the selection of ...