idUS
Depósito de Investigación
Universidad de Sevilla
| | | |
  • Español
Login | Contact | Help | Biblioteca US |
  • Español
 
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All of idUSCommunities and CollectionsBy Issue DateAuthorsTitlesSubjectsFunding agenciesAward-winning thesesAuthor profiles USThis CommunityBy Issue DateAuthorsTitlesSubjectsFunding agencies

Services

My AccountLoginDeposit your workApplication to deposit in idUSRequest the deposit to the LibraryMore info

Discover

AuthorLinares Barranco, Alejandro (6)Jiménez Moreno, Gabriel (4)Morgado Estévez, Arturo (4)Civit Balcells, Antón (2)Gómez Rodríguez, Francisco de Asís (2)Jiménez Fernández, Ángel Francisco (2)López Coronado, Juan (2)Pérez Peña, Fernando (2)Rivas Pérez, Manuel (2)Cascado Caballero, Daniel (1)... View MoreSubject
Neuro-inspired (7)
FPGA (5)AER (4)Poisson (3)Address-event-representation (2)Anthropomorphic robots (2)Bio-inspired (2)LFSR (2)Motor control (2)Neuromorphic engineering (2)... View MoreDate Issued2011 (2)2013 (2)2006 (1)2007 (1)2015 (1)Funding agencyEuropean Commission (EC) (1)Ministerio de Ciencia e Innovación (MICIN). España (1)Ministerio de Ciencia Y Tecnología (MCYT). España (1)Has file(s)Yes (7)

Policies

Institutional statementBerlin DeclarationidUS Policies

Gatherers

RecolectaOpenAIRE
HispanaEuropeana
Google AcadémicoBase
OAIsterCORE
DART-Europe E-theses PortalLA Referencia

Links of interest

Sherpa/RomeoDulcinea
OpenDOARCreative Commons

Share

 
Search 
  •   idUS
  • Investigación
  • Ingeniería y Arquitectura
  • Arquitectura y Tecnología de Computadores
  • Search
  •   idUS
  • Investigación
  • Ingeniería y Arquitectura
  • Arquitectura y Tecnología de Computadores
  • Search

Search

Show Advanced FiltersHide Advanced Filters

Filters

Use filters to refine the search results.

Now showing items 1-7 of 7

  • Sort Options:
  • Relevance
  • Title Asc
  • Title Desc
  • Issue Date Asc
  • Issue Date Desc
  • Results Per Page:
  • 5
  • 10
  • 20
  • 40
  • 60
  • 80
  • 100
Presentation
Icon

Neuromorphic Real-Time Objects Tracking Using Address Event Representation and Silicon Retina 

Gómez Rodríguez, Francisco de Asís; Miró Amarante, María Lourdes; Rivas Pérez, Manuel; Jiménez Moreno, Gabriel; Díaz del Río, Fernando (Springer, 2011)
This paper presents a hierarchical neuromorphic system for tracking objects. We use AER (Address Event Representation) for transmitting and processing visual information provided by an asynchronous temporal contrast silicon ...
Article
Icon

Inter-spike-intervals analysis of AER Poisson-like generator hardware 

Linares Barranco, Alejandro; Oster, Matthias; Cascado Caballero, Daniel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Linares Barranco, Bernabé (Elsevier, 2007)
Address–Event–Representation (AER) is a communication protocol for transferring images between chips, originally developed for bio-inspired image-processing systems. Such systems may consist of a complicated hierarchical ...
Presentation
Icon

An AER Spike-Processing Filter Simulator and Automatic VHDL Generator Based on Cellular Automata 

Rivas Pérez, Manuel; Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Morgado Estévez, Arturo; Civit Balcells, Antón; Jiménez Moreno, Gabriel (Springer, 2011)
Spike-based systems are neuro-inspired circuits implementations traditionally used for sensory systems or sensor signal processing. Address-Event- Representation (AER) is a neuromorphic communication protocol for ...
Presentation
Icon

A FPGA Spike-Based Robot Controlled with Neuro-inspired VITE 

Pérez Peña, Fernando; Morgado Estévez, Arturo; Linares Barranco, Alejandro; Jiménez Fernández, Ángel Francisco; López Coronado, Juan; Muñóz Lozano, José Luis (Springer, 2013)
This paper presents a spike-based control system applied to a fixed robotic platform. Our aim is to take a step forward to a future complete spikes processing architecture, from vision to direct motor actuation. This ...
Presentation
Icon

SVITE: A Spike-Based VITE Neuro-Inspired Robot Controller 

Pérez Peña, Fernando; Morgado Estévez, Arturo; Linares Barranco, Alejandro; Domínguez Morales, Manuel Jesús; Jiménez Fernández, Ángel Francisco (Springer, 2013)
This paper presents an implementation of a neuro-inspired algorithm called VITE (Vector Integration To End Point) in FPGA in the spikes domain. VITE aims to generate a non-planned trajectory for reaching tasks in ...
Presentation
Icon

AER Neuro-Inspired interface to Anthropomorphic Robotic Hand 

Linares Barranco, Alejandro; Paz Vicente, Rafael; Jiménez Moreno, Gabriel; Pedreño Molina, J.L.; Molina Vilaplana, J.; López Coronado, Juan (IEEE Computer Society, 2006)
Address-Event-Representation (AER) is a communication protocol for transferring asynchronous events between VLSI chips, originally developed for neuro-inspired processing systems (for example, image processing). ...
Article
Icon

Inter-spikes-intervals exponential and gamma distributions study of neuron firing rate for SVITE motor control model on FPGA 

Pérez-Peña, Fernando; Morgado Estévez, Arturo; Linares Barranco, Alejandro (Elsevier, 2015)
This paper presents a statistical study on a neuro-inspired spike-based implementation of the Vector-Integration-To-End-Point motor controller (SVITE) and compares its deterministic neuron-model stream of spikes with a ...
  • About idUS
  • Deposit your work
  • Services
  • Distribution License
  • FAQS
  • idUS in figures
Universidad de Sevilla
  • idUS is a DSpace implementation and is managed by Biblioteca de la Universidad de Sevilla.
  • Last update: 20 April 2022.
Contact  |  Help
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional License.
Creative Commons LicenseLevel AA conformance, W3C WAI Web Content Accessibility Guidelines 2.0Logo Crue
Copyright © 2015. idUS. Depósito de Investigación de la Universidad de Sevilla.
     

     

    This website only uses cookies for technical purposes, it does not receive or transfer personal data from users without their consent.  More information.

    Accept