Buscar
Mostrando ítems 51-56 de 56
Ponencia
Electrical-level synthesis of pipeline ADCs
(Institute of Electrical and Electronics Engineers, 2008)
This paper presents a design tool for the synthesis of pipeline ADCs which is able to optimally map high-level converter specifications, such as the required effective resolution, onto electrical-level parameters, i.e., ...
Ponencia
A chaotic switched-capacitor circuit for characteristic CMOS noise distributions generation
(Institute of Electrical and Electronics Engineers, 2017)
A switched-capacitor circuit is proposed for the generation of noise resembling the typical noise spectral density of MOS devices. The circuit is based on the combination of two chaotic maps, one generating 1/f noise ...
Ponencia
Integrated circuit blocks for a DCSK chaos radio
(Institute of Electrical and Electronics Engineers, 1998)
A proposal for an integrated digital communication system using a DCSK chaotic modulation scheme is presented. It is a point-to-point wireless system capable of supporting half-duplex real-time voice and low data rate ...
Artículo
Offset-calibration with Time-Domain Comparators Using Inversion-mode Varactors
(Institute of Electrical and Electronics Engineers, 2019)
This paper presents a differential time-domain comparator formed by two voltage controlled delay lines, one per input terminal, and a binary phase detector for comparison solving. The propagation delay through the respective ...
Ponencia
A 0.18μm CMOS low-noise elliptic low-pass continuous-time filter
(Institute of Electrical and Electronics Engineers, 2005)
This paper presents a seventh order low-pass continuous-time elliptic filter for use in a high-performance wireline communication receiver. As an additional attribute, the filter provides programmable boost in the pass-band ...
Artículo
A Low-Power Programmable Neural Spike Detection Channel With Embedded Calibration and Data Compression
(Institute of Electrical and Electronics Engineers, 2012)
This paper reports a programmable 400 μm pitch neural spike recording channel, fabricated in a 130 nm standard CMOS technology, which implements amplification, filtering, digitization, analog spike detection plus feature ...