ListarInstituto de Microelectrónica de Sevilla (IMSE-CNM) por materia "TFET"
Mostrando ítems 1-1 de 1
-
Artículo
Gate-Level Design Methodology for Side-Channel Resistant Logic Styles Using TFETs
(IEEE, 2021)The design of secure circuits in emerging technologies is an appealing area that requires new efforts and attention as an ...