ListarInstituto de Microelectrónica de Sevilla (IMSE-CNM) por materia "Layout Parasitics"
Mostrando ítems 1-1 de 1
-
Ponencia
Geometrically-constrained, parasitic-aware synthesis of analog ICs
(The International Society for Optical Engineering - SPIE, 2005)In order to speed up the design process of analog ICs, iterations between different design stages should be avoided as ...