Buscar
Mostrando ítems 111-120 de 145
Ponencia
High-Level Performance Evaluation of Object Detection Based on Massively Parallel Focal-Plane Acceleration Requiring Minimum Pixel Area Overhead
(Springer, 2016)
Smart CMOS image sensors can leverage the inherent data-level parallelism and regular computational flow of early vision by incorporating elementary processors at pixel level. However, it comes at the cost of extra area ...
Tesis Doctoral
Ponencia
Design of a smart SiPM based on focal-plane processing elements for improved spatial resolution in PET
(The International Society for Optics and Photonics, 2011)
Single-photon avalanche diodes are compatible with standard CMOS. It means that photo-multipliers for scintillation detectors in nuclear medicine (i. e. PET, SPECT) can be built in inexpensive technologies. These silicon ...
Ponencia
A high dynamic range image sensor with linear response based on asynchronous event detection
(Institute of Electrical and Electronics Engineers, 2015)
This paper investigates the potential of an image sensor that combines event-based asynchronous outputs with conventional integration of photocurrents. Pixels voltages can be read out following a traditional approach with ...
Capítulo de Libro
Image Feature Extraction Acceleration
(Springer, 2016)
Image feature extraction is instrumental for most of the best-performing algorithms in computer vision. However, it is also expensive in terms of computational and memory resources for embedded systems due to the need of ...
Artículo
Compact CMOS active quenching/recharge circuit for SPAD arrays
(Wiley-Blackwell, 2016)
Avalanche diodes operating in Geiger mode are able to detect single photon events. They can be employed to photon counting and time-of-flight estimation. In order to ensure proper operation of these devices, the avalanche ...
Ponencia
On the calibration of a SPAD-based 3D imager with in-pixel TDC using a time-gated technique
(Institute of Electrical and Electronics Engineers, 2015)
The optical characterization of a CMOS 64×64 single-photon avalanche-diode (SPAD) array with in-pixel 11b time-to-digital converter (TDC) is presented. The overall full-width half-maximum (FWHM) of the detector ensemble ...
Ponencia
Image filtering by reduced kernels exploiting kernel structure and focal-plane averaging
(Institute of Electrical and Electronics Engineers, 2011)
Incorporating multi-resolution capabilities into imagers renders additional power saving mechanisms in the subsequent image processing. In this paper, we show how, by exploiting a certain mask structure, 3 × 3 kernels can ...
Ponencia
Pipeline AER arbitration with event aging
(Institute of Electrical and Electronics Engineers, 2017)
We present a simple circuit to handle communication between cells of neuromorphic arrays. It allows cells to operate continuously without waiting for acknowledgement signals back from the AER (Address Event Representation) ...
Artículo
Enhanced Sensitivity of CMOS Image Sensors by Stacked Diodes
(Institute of Electrical and Electronics Engineers, 2016)
We have investigated and compared the performance of photodiodes built with stacked p/n junctions operating in parallel versus conventional ones made with single p/n junctions. We propose a method to characterize and compare ...