- idUS
- Listar por autor
Listar por autor "Zamarreño Ramos, Carlos"
Mostrando ítems 1-14 de 14
-
Artículo
A 1.5 ns OFF/ON Switching-Time Voltage-Mode LVDS Driver/Receiver Pair for Asynchronous AER Bit-Serial Chip Grid Links With Up to 40 Times Event-Rate Dependent Power Savings
Zamarreño Ramos, Carlos; Kulkarni, Raghavendra; Silva Martínez, José; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2013)This paper presents a low power fast ON/OFF switchable voltage mode implementation of a driver/receiver pair intended ...
-
Artículo
A 32 x 32 Pixel Convolution Processor Chip for Address Event Vision Sensors With 155 ns Event Latency and 20 Meps Throughput
Camuñas Mesa, Luis Alejandro; Acosta Jiménez, Antonio José; Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2011)This paper describes a convolution chip for event-driven vision sensing and processing systems. As opposed to conventional ...
-
Artículo
An Event-Driven Multi-Kernel Convolution Processor Module for Event-Driven Vision Sensors
Camuñas Mesa, Luis Alejandro; Zamarreño Ramos, Carlos; Linares Barranco, Alejandro; Acosta Jiménez, Antonio José; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2012)Event-Driven vision sensing is a new way of sensing visual reality in a frame-free manner. This is, the vision sensor (camera) ...
-
Artículo
An Instant-Startup Jitter-Tolerant Manchester- Encoding Serializer/Deserializer Scheme for Event-Driven Bit-Serial LVDS Interchip AER Links
Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2011)This paper presents a serializer/deserializer scheme for asynchronous address event representation (AER) bit-serial interchip ...
-
Artículo
Comparison between frame-constrained fix-pixel-value and frame-free spiking-dynamic-pixel convNets for visual processing
Farabet, Clément; Paz Vicente, Rafael; Perez Carrasco, José; Zamarreño Ramos, Carlos; Linares Barranco, Alejandro; LeCun, Yann; Culurciello, Eugenio; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Frontiers Media, 2012)Most scene segmentation and categorization architectures for the extraction of features in images and patches make exhaustive ...
-
Ponencia
Low power LVDS transceiver for AER links with burst mode operation capability
Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (2009)This paper presents the design and simulation of an LVDS transceiver intended to be used in serial AER links. Traditional ...
-
Ponencia
LVDS interface for AER links with burst mode operation capability
Zamarreño Ramos, Carlos; Serrano Gotarredona, Rafael; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2008)This paper presents the design and simulation of a serial AER LVDS communication link. It converts data from classical ...
-
Artículo
Multi-casting mesh AER: A scalable assembly approach for reconfigurable neuromorphic structured AER systems. Application to ConvNets
Zamarreño Ramos, Carlos; Linares Barranco, Alejandro; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2013)This paper presents a modular, scalable approach to assembling hierarchically structured neuromorphic Address Event ...
-
Ponencia
Neocortical frame-free vision sensing and processing through scalable Spiking ConvNet hardware
Camuñas Mesa, Luis Alejandro; Pérez Carrasco, José Antonio; Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2010)This paper summarizes how Convolutional Neural Networks (ConvNets) can be implemented in hardware using Spiking neural ...
-
Ponencia
On neuromorphic spiking architectures for asynchronous STDP memristive systems
Pérez Carrasco, José Antonio; Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2010)Neuromorphic circuits and systems techniques have great potential for exploiting novel nanotechnology devices, which suffer ...
-
Ponencia
On scalable spiking convnet hardware for cortex-like visual sensory processing systems
Camuñas Mesa, Luis Alejandro; Pérez Carrasco, José Antonio; Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2010)This paper summarizes how Convolutional Neural Networks (ConvNets) can be implemented in hardware using Spiking neural ...
-
Artículo
On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex
Zamarreño Ramos, Carlos; Camuñas Mesa, Luis Alejandro; Pérez Carrasco, José Antonio; Masquelier, T.; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Frontiers Media, 2011)In this paper we present a very exciting overlap between emergent nanotechnology and neuroscience, which has been discovered ...
-
Ponencia
OTA-C oscillator with low frequency variations for on-chip clock generation in serial LVDS-AER links
Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2009)This paper presents the design and simulation of an OTA-C oscillator intended to be used as on-chip frequency reference. ...
-
Ponencia
Voltage Mode Driver for Low Power Transmission of High Speed Serial AER Links
Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé; Kulkarni, Raghavendra; Silva Martínez, José (IEEE Computer Society, 2011)This paper presents a voltage-mode high speed driver to transmit serial AER data in scalable multi-chip AER systems. To ...