Listar por autor 

Listar por autor "Stratigopoulos, Haralampos G."  

Mostrando ítems 1-3 de 3

    • Artículo
      Icon

      Compact Functional Testing for Neuromorphic Computing Circuits 

      El-Sayed, Sarah A.; Spyrou, Theofilos; Camuñas Mesa, Luis Alejandro; Stratigopoulos, Haralampos G. (Institute of Electrical and Electronics Engineers Inc., 2023-07-01)
      We address the problem of testing artificial intelligence (AI) hardware accelerators implementing spiking neural networks ...
    • Ponencia
      Icon

      Neuron fault tolerance in spiking neural networks 

      Spyrou, Theofilos; El-Sayed, Sarah A.; Afacan, Engin; Camuñas Mesa, Luis Alejandro; Linares Barranco, Bernabé; Stratigopoulos, Haralampos G. (Institute of Electrical and Electronics Engineers. IEEE, 2021)
      The error-resiliency of Artificial Intelligence (AI) hardware accelerators is a major concern, especially when they are ...
    • Ponencia
      Icon

      Self-Testing Analog Spiking Neuron Circuit 

      El-Sayed, Sarah A.; Camuñas Mesa, Luis Alejandro; Linares Barranco, Bernabé; Stratigopoulos, Haralampos G. (Institute of Electrical and Electronics Engineers, 2019)
      Hardware-implemented neural networks are foreseen to play an increasing role in numerous applications. In this paper, we ...