Buscar
Mostrando ítems 1-2 de 2
Artículo
Chrono-Scheduling; a simplified dynamic scheduling algorithm for timing predictable processors
(World Scientific Connecting Great MInds, 2009)
We propose a simpler and latency-reduced instruction scheduler, called chronoscheduling algorithm, which avoids large and difficult instruction wake-up in order to reduce power consumption and latencies. The key idea of ...
Ponencia
Neuro-Inspired Real-Time USB & PCI to AER Interfaces for Vision Processing
(IEEE, 2008-06)
Address-Event-Representation (AER) is an emergent neuromorphic interchip communication protocol that allows for real-time virtual massive connectivity between huge number neurons located on different chips. By exploiting ...