Now showing items 1-20 of 87

    • Icon

      1 V CMOS subthreshold log domain PDM  [Article]

      Serra Graells, Francesc; Huertas Díaz, José Luis (Springer, 2003)
      A new CMOS circuit strategy for very low-voltage Pulse-Duration Modulators (PDM) is proposed. Optimization of voltage ...
    • Icon

      1/f/sup y/ noise generation through a chaotic nonlinear switched-capacitor circuit  [Presentation]

      Delgado Restituto, Manuel; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)
      A programmable switched-capacitor circuit for the generation of 1/f/sup y/ noise is reported. The circuit is described by ...
    • Icon

      10mhz cmos ota-c voltage-controlled quadrature oscillator  [Article]

      Linares Barranco, Bernabé; Rodríguez Vázquez, Ángel Benito; Sánchez Sinencio, Edgar; Huertas Díaz, José Luis (Institution of Engineering and Technology, 1989)
      A quadrature-type voltage-controlled oscillator with operational transconductance amplifiers and capacitors (OTA-C) is ...
    • Icon

      A Chaotic Switched-Capacitor Circuit for 1/f Noise Generation  [Article]

      Delgado Restituto, Manuel; Rodríguez Vázquez, Ángel Benito; Espejo Meana, Servando Carlos; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)
      A switched-capacitor circuit is reported for the generation of 1 / fYnoise. The circuit is described by a chaotic first-order ...
    • Icon

      A CMOS analog adaptive BAM with on-chip learning and weight refreshing  [Article]

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1993)
      In this paper we will extend the transconductance-mode (T-mode) approach [1] to implement analog continuous-time neural ...
    • Icon

      A CMOS Implementation of Fitzhugh-Nagumo Neuron Model  [Presentation]

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1990)
      A CMOS circuit is proposed that emulates FitzHugh-Nagumo's differential equations using OTAs, diode connected MOSFETs and ...
    • Icon

      A fuzzy controller using switched-capacitor techniques  [Presentation]

      Huertas Díaz, José Luis; Sánchez Solano, Santiago; Barriga Barros, Ángel; Baturone Castillo, María Iluminada (Institute of Electrical and Electronics Engineers, 1993)
      The use of Switched-Capacitor techniques to build a fuzzy controller is discussed in this contribution. Using a sequential ...
    • Icon

      A Model for VLSI implementation of CNN image processing chips using current-mode techniques  [Presentation]

      Espejo Meana, Servando Carlos; Rodríguez Vázquez, Ángel Benito; Domínguez Castro, Rafael; Linares Barranco, Bernabé; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1993)
      A new Cellular Neural Network model is proposed which allows simpler and faster VLSI implementation than previous models. ...
    • Icon

      A modular T-mode design approach for analog neural network hardware implementations  [Article]

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)
      A modular transconductance-mode (T-mode) design approach is presented for analog hardware implementations of neural networks. ...
    • Icon

      A new nonlinear time-domain op-amp macromodel using threshold functions and digitally controlled network elements  [Article]

      Pérez Verdú, Belén; Huertas Díaz, José Luis; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 1988)
      A general-purpose nonlinear macromodel for the time-domain simulation of integrated circuit operational amplifiers (op ...
    • Icon

      A novel CMOS analog neural oscillator cell  [Presentation]

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Newcomb, Robert W.; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1989)
      A very flexible programmable CMOS analog neural oscillator cell architecture is presented. The proposed neuron circuit ...
    • Icon

      A Programmable Neural Oscillator Cell  [Article]

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1989)
      A programmable analog neural oscillator cell architecture is presented. The proposed neuron circuit is of hysteretic neural ...
    • Icon

      A prototype tool for optimum analog sizing using simulated annealing  [Presentation]

      Medeiro Hidalgo, Fernando; Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)
      It is shown that using simulated annealing in combination with electrical simulation provides a powerful tool allowing ...
    • Icon

      A switched-capacitor broadband noise generator for CMOS VLSI  [Article]

      Rodríguez Vázquez, Ángel Benito; Delgado Restituto, Manuel; Espejo Meana, Servando Carlos; Huertas Díaz, José Luis (Institution of Engineering and Technology, 1991)
      A switched-capacitor circuit is reported for the generation of broadband white noise in MOS VLSI. It is based on the ...
    • Icon

      A Tool for automated design of sigma-delta modulators using statistical optimization  [Presentation]

      Medeiro Hidalgo, Fernando; Pérez Verdú, Belén; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1993)
      A tool is presented which starting from high level specifications of SC σδ modulators (resolution, bandwidth and oversampling ...
    • Icon

      Accurate design of analog CNN in CMOS digital technologies  [Presentation]

      Rodríguez Vázquez, Ángel Benito; Domínguez Castro, Rafael; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1990)
      Explores the design of cellular neural networks (CNN) by using sampled-data analog current-mode techniques which neither ...
    • Icon

      Alternate test of LNAs through ensemble learning of on-chip digital envelope signatures  [Article]

      Barragán Villarejo, Manuel; Léger, Gildas; Rueda Rueda, Adoración; Huertas Díaz, José Luis (Springer, 2011-01-06)
      This paper presents a novel and low-cost methodology for testing embedded Low Noise Amplifiers (LNAs). It is based on the ...
    • Icon

      An advanced symbolic analyzer for the automatic generation of analog circuit design equations  [Presentation]

      Fernández Fernández, Francisco Vidal; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1991)
      A tool for symbolic analysis of analog integrated circuits is presented featuring accurate simplification, pole/zero ...
    • Icon

      Analog integrated neural-like circuits for nonlinear programming  [Presentation]

      Rodríguez Vázquez, Ángel Benito; Domínguez Castro, Rafael; Huertas Díaz, José Luis; Sánchez Sinencio, Edgar (Institute of Electrical and Electronics Engineers, 1989)
      A systematic approach for the design of analog neural nonlinear programming solvers using switched-capacitor (SC) integrated ...
    • Icon

      Analog neural networks for real-time constrained optimization  [Presentation]

      Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis; Sánchez Sinencio, Edgar; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 1990)
      Architectures and circuit techniques for implementing general piecewise constrained optimization problems using VLSI ...