Presentation
An error-controlled methodology for approximate hierarchical symbolic analysis
Author/s | Guerra Vinuesa, Oscar
Rodríguez García, Juan D. Roca Moreno, Elisenda Fernández Fernández, Francisco Vidal Rodríguez Vázquez, Ángel Benito |
Department | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo |
Publication Date | 2000 |
Deposit Date | 2020-04-17 |
Published in |
|
ISBN/ISSN | 0-7803-5482-6 |
Abstract | Limitations of existing approaches for symbolic analysis of large analog circuits are discussed. To address their solution, a new methodology for hierarchical symbolic analysis is introduced. The combination of a hierarchical ... Limitations of existing approaches for symbolic analysis of large analog circuits are discussed. To address their solution, a new methodology for hierarchical symbolic analysis is introduced. The combination of a hierarchical modeling technique and approximation strategies, comprising circuit reduction, graph-based symbolic solution of circuit equations and matrix-based error control, provides optimum results in terms of speech and quality of results. |
Project ID. | ESPRIT 21812
TIC97-0580 |
Citation | Guerra Vinuesa, O., Rodríguez García, J.D., Roca Moreno, E., Fernández Fernández, F.V. y Rodríguez Vázquez, Á.B. (2000). An error-controlled methodology for approximate hierarchical symbolic analysis. En IEEE International Symposium on Circuits and Systems (ISCAS) (III-133-III-136), Ginebra, Suiza: Institute of Electrical and Electronics Engineers. |
Files | Size | Format | View | Description |
---|---|---|---|---|
An Error-Controlled Methodology.pdf | 416.1Kb | [PDF] | View/ | |