Show simple item record

Presentation

dc.creatorLinares Barranco, Bernabées
dc.creatorSánchez Sinencio, Edgares
dc.creatorRodríguez Vázquez, Ángel Benitoes
dc.creatorHuertas Díaz, José Luises
dc.date.accessioned2020-03-17T15:53:21Z
dc.date.available2020-03-17T15:53:21Z
dc.date.issued1991
dc.identifier.citationLinares Barranco, B., Sánchez Sinencio, E., Rodríguez Vázquez, Á.B. y Huertas Díaz, J.L. (1991). VLSI implementation of a transconductance mode continuous BAM with on chip learning and dynamic analog memory. En IEEE International Symposium on Circuits and Systems (1283-1286), Singapur, Singapur: Institute of Electrical and Electronics Engineers.
dc.identifier.isbn0-7803-0050-5es
dc.identifier.issn0271-4310es
dc.identifier.urihttps://hdl.handle.net/11441/94214
dc.description.abstractIn this paper we present a complete VLSI Continuous-Time Bidirectional Associative Memory (BAM). The short term memory (STM) section is implemented using small transconductance four quadrant multipliers, and capacitors for the integrators. The long term memory (LTM) is built using an additional multiplier that uses locally available signals to perform Hebbian learning. The value of the learned weight is present at a capacitor for each synapse. After learning has been accomplished the value of the stored weight voltage can be refreshed using a simple AID-D/A conversion, which if done fast enough, will maintain the weight value within a discrete interval of the complete weight range. Such a discretization still allows good performance of the STM section after learning is finished.es
dc.formatapplication/pdfes
dc.format.extent4 p.es
dc.language.isoenges
dc.publisherInstitute of Electrical and Electronics Engineerses
dc.relation.ispartofIEEE International Symposium on Circuits and Systems (1991), pp. 1283-1286.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.titleVLSI implementation of a transconductance mode continuous BAM with on chip learning and dynamic analog memoryes
dc.typeinfo:eu-repo/semantics/conferenceObjectes
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Electrónica y Electromagnetismoes
dc.relation.publisherversionhttps://doi.org/10.1109/ISCAS.1991.176604es
dc.identifier.doi10.1109/ISCAS.1991.176604es
dc.publication.initialPage1283es
dc.publication.endPage1286es
dc.eventtitleIEEE International Symposium on Circuits and Systemses
dc.eventinstitutionSingapur, Singapures
dc.identifier.sisius20391959es

FilesSizeFormatViewDescription
VLSI IMPLEMENTATION OF A TRANS ...354.6KbIcon   [PDF] View/Open  

This item appears in the following collection(s)

Show simple item record

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Except where otherwise noted, this item's license is described as: Attribution-NonCommercial-NoDerivatives 4.0 Internacional