Presentation
FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration
Author/s | Senhadji Navarro, Raouf
García Vargas, Ignacio Jiménez Moreno, Gabriel Civit Balcells, Antón |
Department | Universidad de Sevilla. Departamento de Arquitectura y Tecnología de Computadores |
Publication Date | 2007 |
Deposit Date | 2019-12-10 |
Published in |
|
ISBN/ISSN | 978-1-4244-1377-5 |
Abstract | In this paper, we present a HDL description of a
RAM with asymmetric port widths which allows read and
write operations with different data size. This RAM is suitable
for implementing run-time reconfigurable systems in ... In this paper, we present a HDL description of a RAM with asymmetric port widths which allows read and write operations with different data size. This RAM is suitable for implementing run-time reconfigurable systems in FPGA. The proposed RAM specification has been tested with different target devices. |
Project ID. | TEC2006-11730-C03-02 |
Citation | Senhadji Navarro, R., García Vargas, I., Jiménez Moreno, G. y Civit Balcells, A. (2007). FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration. En ICECS 2007: 14th IEEE International Conference on Electronics, Circuits and Systems (178-181), Marrakech, Morocco: IEEE Computer Society. |
Files | Size | Format | View | Description |
---|---|---|---|---|
FPGA-Based Implementation of ... | 222.1Kb | [PDF] | View/ | |