dc.creator | Yousefzadeh, Amirreza | es |
dc.creator | Plana, Luis A. | es |
dc.creator | Temple, Steve | es |
dc.creator | Serrano Gotarredona, María Teresa | es |
dc.creator | Furber, Steve B. | es |
dc.creator | Linares Barranco, Bernabé | es |
dc.date.accessioned | 2018-04-30T14:13:34Z | |
dc.date.available | 2018-04-30T14:13:34Z | |
dc.date.issued | 2016 | |
dc.identifier.citation | Yousefzadeh, A., Plana, L.A., Temple, S., Serrano Gotarredona, M.T., Furber, S.B. y Linares Barranco, B. (2016). Fast Predictive Handshaking in Synchronous FPGAs for Fully Asynchronous Multisymbol Chip Links: Application to SpiNNaker 2-of-7 Links. IEEE Transactions on Circuits and Systems - II - Express Briefs, 63 (8), 763-767. | |
dc.identifier.issn | 1549-7747 (impreso) | es |
dc.identifier.issn | 1558-3791 (electrónico) | es |
dc.identifier.uri | https://hdl.handle.net/11441/73808 | |
dc.description.abstract | Asynchronous handshaken interchip links are very popular among neuromorphic full-custom chips due to their delay-insensitive and high-speed properties. Of special interest are those links that minimize bit-line transitions for power saving, such as the two-phase handshaken non-return-to-zero (NRZ) 2-of-7 protocol used in the SpiNNaker chips. Interfacing such custom chip links to field-programmable gate arrays (FPGAs) is always of great interest, so that additional functionalities can be experimented and exploited for producing more versatile systems. Present-day commercial FPGAs operate typically in synchronous mode, thus making it necessary to incorporate synchronizers when interfacing with asynchronous chips. This introduces extra latencies and precludes pipelining, deteriorating transmission speed, particularly when sending multisymbols per unit communication packet. In this brief, we present a technique that learns to estimate the delay of a symbol transaction, thus allowing a fast pipelining from symbol to symbol. The technique has been tested on links between FPGAs and SpiNNaker chips, achieving the same throughput as fully asynchronous synchronizerless links between SpiNNaker chips. The links have been tested for periods of over one week without any transaction failure. Verilog codes of FPGA circuits are available as additional material for download. | es |
dc.description.sponsorship | European Union 320689, FP7-604102, H2020-644096 | es |
dc.description.sponsorship | U.K. Engineering and Physical Sciences Research Council EP/G015740/1 | es |
dc.description.sponsorship | Ministerio de Economía y Competitividad TEC2012- 37868-C04-01 | es |
dc.format | application/pdf | es |
dc.language.iso | eng | es |
dc.publisher | Institute of Electrical and Electronics Engineers | es |
dc.relation.ispartof | IEEE Transactions on Circuits and Systems - II - Express Briefs, 63 (8), 763-767. | |
dc.rights | Atribución-NoComercial-SinDerivadas 3.0 Estados Unidos de América | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.subject | Address event representation (AER) | es |
dc.subject | Asynchronous links | es |
dc.subject | Event-driven links | es |
dc.subject | Field-programmable gate arrays (FPGAs) | es |
dc.subject | Neuromorphic chips | es |
dc.subject | Synchronization | es |
dc.title | Fast Predictive Handshaking in Synchronous FPGAs for Fully Asynchronous Multisymbol Chip Links: Application to SpiNNaker 2-of-7 Links | es |
dc.type | info:eu-repo/semantics/article | es |
dcterms.identifier | https://ror.org/03yxnpp24 | |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Arquitectura y Tecnología de Computadores | es |
dc.relation.projectID | 320689 | es |
dc.relation.projectID | FP7-604102 | es |
dc.relation.projectID | H2020-644096 | es |
dc.relation.projectID | EP/G015740/1 | es |
dc.relation.projectID | TEC2012- 37868-C04-01 | es |
dc.relation.publisherversion | http://dx.doi.org/10.1109/TCSII.2016.2531092 | es |
dc.identifier.doi | 10.1109/TCSII.2016.2531092 | es |
idus.format.extent | 5 p. | es |
dc.journaltitle | IEEE Transactions on Circuits and Systems - II - Express Briefs | es |
dc.publication.volumen | 63 | es |
dc.publication.issue | 8 | es |
dc.publication.initialPage | 763 | es |
dc.publication.endPage | 767 | es |