dc.creator | Martínez Rodríguez, Macarena Cristina | es |
dc.creator | Camacho Ruiz, Eros | es |
dc.creator | Sánchez Solano, Santiago | es |
dc.creator | Brox Jiménez, Piedad | es |
dc.date.accessioned | 2023-01-19T13:01:21Z | |
dc.date.available | 2023-01-19T13:01:21Z | |
dc.date.issued | 2021 | |
dc.identifier.citation | Martínez Rodríguez, M.C., Camacho Ruiz, E., Sánchez Solano, S. y Brox Jiménez, P. (2021). Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs. En 36th Conference on Design of Circuits and Integrated Systems, DCIS 2021 Vila do Conde, Portugal: Institute of Electrical and Electronics Engineers. IEEE. | |
dc.identifier.isbn | 9781665421164 | es |
dc.identifier.issn | 2640-5563 | |
dc.identifier.issn | 2471-6170 | |
dc.identifier.uri | https://hdl.handle.net/11441/141586 | |
dc.description.abstract | This work presents a unified framework to design, implement and evaluate the performance of Ring Oscillator Physical Unclonable Functions (RO PUFs) on FPGAs. The design flow uses a Digital Signal Processing (DSP) tool integrated into the Matlab environment. The use of this tool eases the evaluation of the PUF performance. The DSP tool provides an environment to apply the challenges to the RO PUF, acquire the responses by using hardware (HW) co-simulation, and compute a set of metrics to quantify the stability, probability and entropy of the PUF response. Additionally, the robustness of the PUF response is proved in the generation of secret keys. The design flow was applied to evaluate the performance of RO PUFs implemented on 17 Basys 3 Artix-7 FPGA Boards. | es |
dc.description.sponsorship | Programa Horizon 2020 de la Unión Europea-SPIRS 952622 | es |
dc.description.sponsorship | Ministerio de Ciencia e Innovación y Agencia Estatal de Investigación de España MCIN/AEI-PID2020-116664RBI00 y MCIN/AEI/10.13039/501100011033 | es |
dc.description.sponsorship | Consejo Superior de Investigaciones Científicas (CSIC)-LINKA20216 | es |
dc.format | application/pdf | es |
dc.format.extent | 6 p. | es |
dc.language.iso | eng | es |
dc.publisher | Institute of Electrical and Electronics Engineers. IEEE | es |
dc.relation.ispartof | 36th Conference on Design of Circuits and Integrated Systems, DCIS 2021 (2021). | |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.title | Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs | es |
dc.type | info:eu-repo/semantics/conferenceObject | es |
dcterms.identifier | https://ror.org/03yxnpp24 | |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo | es |
dc.relation.projectID | H 2020 SPIRS 952622 | es |
dc.relation.projectID | PID2020-116664RBI00 | es |
dc.relation.projectID | MCIN/AEI/10.13039/501100011033 | es |
dc.relation.projectID | LINKA20216 | es |
dc.relation.publisherversion | http://dx.doi.org/10.1109/DCIS53048.2021.9666190 | es |
dc.identifier.doi | 10.1109/DCIS53048.2021.9666190 | es |
dc.eventtitle | 36th Conference on Design of Circuits and Integrated Systems, DCIS 2021 | es |
dc.eventinstitution | Vila do Conde, Portugal | es |
dc.contributor.funder | European Union (UE). H2020 | es |
dc.contributor.funder | Ministerio de Ciencia e Innovación (MICIN). España | es |
dc.contributor.funder | Agencia Estatal de Investigación. España | es |
dc.contributor.funder | Consejo Superior de Investigaciones Científicas (CSIC) | es |