- idUS
- Investigación
- Ciencias
- Instituto de Microelectrónica de Sevilla (IMSE-CNM)
- Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM))
- Listar Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM)) por autor
Listar Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM)) por autor "Quintana Toledo, José María"
Mostrando ítems 1-12 de 12
-
Artículo
A practical floating-gate Muller-C element using vMOS threshold gates
Rodríguez Villegas, Esther; Huertas Sánchez, Gloria; Avedillo de Juan, María José; Quintana Toledo, José María; Rueda Rueda, Adoración (Institute of Electrical and Electronics Engineers, 2001)This paper presents the rationale for vMOS-based realizations of digital circuits when logic design techniques based on ...
-
Artículo
Domino inspired MOBILE networks
Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Institute of Electrical and Electronics Engineers, 2012)MOBILE networks can be operated in a gate-level pipelined fashion allowing high through-output. If MOBILE gates are directly ...
-
Artículo
Efficient realisation of MOS-NDR threshold logic gates
Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Wiley Open Access, 2009-11-05)A novel realisation of inverted majority gates based on a programmable MOS-NDR device is presented. A comparison, in terms ...
-
Artículo
Efficient realization of a threshold voter for self-purging redundancy
Quintana Toledo, José María; Avedillo de Juan, María José; Huertas Díaz, José Luis (Springer, 2001)The self-purging technique is not commonly used mainly due to the lack of practical implementations of its key component, ...
-
Artículo
Efficient state reduction methods for PLA-based sequential circuits
Avedillo de Juan, María José; Quintana Toledo, José María; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)Experiences with heuristics for the state reduction of finite-state machines are presented and two new heuristic algorithms ...
-
Artículo
Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements
Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Institute of Electrical and Electronics Engineers, 2014)Abstract: Research on fine-grained pipelines can be a way to obtain high-performance applications. Monostable to bistable ...
-
Artículo
nu MOS-based sorter for arithmetic applications
Rodríguez Villegas, Esther; Avedillo de Juan, María José; Quintana Toledo, José María; Huertas Sánchez, Gloria; Rueda Rueda, Adoración (Hindawi Publishing Corporation, 2000)The capabilities of the conceptual link between threshold gates and sorting networks are explored by implementing some ...
-
Artículo
Operation limits for RTD-based MOBILE circuits
Quintana Toledo, José María; Avedillo de Juan, María José; Núñez Martínez, Juan; Pettenghi Roldán, Héctor (IEEE, 2009-02)Resonant-tunneling-diode (RTD)-based monostable-bistable logic element (MOBILE) circuits operate properly in a certain ...
-
Artículo
RTD-CMOS pipelined networks for reduced power consumption
Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Institute of Electrical and Electronics Engineers, 2011)The incorporation of resonant tunneling diodes (RTDs) into III/V transistor technologies has shown an improved circuit ...
-
Artículo
Sorting networks implemented as νMOS circuits
Rodríguez Villegas, Esther; Quintana Toledo, José María; Avedillo de Juan, María José; Rueda Rueda, Adoración (Institute of Electrical and Electronics Engineers, 1998)A new realisation for n-input sorters is presented. Resorting to the neuron-MOS (νMOS) concept and to an adequate electrical scheme, a compact and efficient implementation is obtained.
-
Artículo
State merging and state splitting via state assignment: a new FSM synthesis algorithm
Avedillo de Juan, María José; Quintana Toledo, José María; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1994)The authors describe a state assignment algorithm for FSMs which produces an assignment of non-necessarily distinct, and ...
-
Artículo
Two-phase RTD-CMOS pipelined circuits
Núñez Martínez, Juan; Avedillo de Juan, María José; Quintana Toledo, José María (Institute of Electrical and Electronics Engineers, 2012)MOnostable-BIstable Logic Element (MOBILE) networks can be operated in a gate-level pipelined fashion (nanopipeline) ...