Buscar
Mostrando ítems 1-1 de 1
Ponencia
Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs
(Institute of Electrical and Electronics Engineers. IEEE, 2021)
This work presents a unified framework to design, implement and evaluate the performance of Ring Oscillator Physical Unclonable Functions (RO PUFs) on FPGAs. The design flow uses a Digital Signal Processing (DSP) tool ...