Browsing by Author 

Browsing by Author "Mora Gutiérrez, José Miguel"  

Now showing items 1-14 of 14

    • Article
      Icon

      A Front-End ASIC for a 3-D Magnetometer for Space Applications by Using Anisotropic Magnetoresistors 

      Sordo Ibáñez, Samuel; Piñero García, Blanca; Muñoz Díaz, Manuel; Ragel Morales, Antonio; Ceballos Cáceres, Joaquín Francisco; Carranza González, Luis; Espejo Meana, Servando Carlos; Arias Drake, Alberto; Ramos Martos, J.; Mora Gutiérrez, José Miguel; Lagos Florido, Miguel Ángel (Institute of Electrical and Electronics Engineers, 2015)
      This paper presents an application-specific integrated circuit (ASIC) aimed for an alternative design of a digital 3-D ...
    • Article
      Icon

      ASIC Design and Power Characterization of Standard and Low Power Multi-Radix Trivium 

      Mora Gutiérrez, José Miguel; Jiménez Fernández, Carlos Jesús; Valencia Barrero, Manuel (IEEE Computer Society, 2020)
      We are presenting the experimental measurements of the power consumption and the maximum frequency in an ASIC prototype ...
    • Final Degree Project
      Icon

      Detección de movimiento y posición utilizando acelerómetros de 3 ejes 

      Prol Prol, Francisco (2022-09)
      El presente trabajo pretende estudiar y desarrollar un método para medir el desplazamiento de objetos y determinar su ...
    • Article
      Icon

      Effects of buffer insertion on the average/peak power ratio in CMOS VLSI digital circuits 

      Acosta Jiménez, Antonio José; Mora Gutiérrez, José Miguel; Castro, Javier; Parra Fernández, María del Pilar (Society of Photo-optical Instrumentation Engineers, 2007)
      The buffer insertion has been a mechanism widely used to increase the performances of advanced VLSI digital circuits and ...
    • Article
      Icon

      Estudio comparativo de los divisores en la tecnologías CMOS nanométricas 

      Sassaw, Gashaw; Jiménez Fernández, Carlos Jesús; Mora Gutiérrez, José Miguel; Valencia Barrero, Manuel (Instituto Superior Politécnico José Antonio Echeverría (CUJAE), 2009)
      Son varios los algoritmos de divisores propuestos para su realización en hardware, sin que haya un ‘mejor divisor’. La ...
    • Article
      Icon

      Experimental FIA Methodology Using Clock and Control Signal Modifications under Power Supply and Temperature Variations 

      Potestad Ordóñez, Francisco Eugenio; Tena Sánchez, Erica; Mora Gutiérrez, José Miguel; Valencia Barrero, Manuel; Jiménez Fernández, Carlos Jesús (MDPI, 2021-11)
      The security of cryptocircuits is determined not only for their mathematical formulation, but for their physical implementation. ...
    • Article
      Icon

      Four-channel self-compensating single-slope ADC for space environments 

      Sordo Ibáñez, Samuel; Espejo Meana, Servando Carlos; Piñero García, Blanca; Ragel Morales, Antonio; Ceballos Cáceres, Joaquín Francisco; Muñoz Díaz, Manuel; Carranza González, Luis; Arias Drake, Alberto; Mora Gutiérrez, José Miguel; Lagos Florido, Miguel Ángel; Ramos Martos, J. (Institution of Electrical Engineers, 2014)
      A multichannel high-resolution single-slope analogue-to-digital converter (SS ADC) is presented that automatically compensates ...
    • PhD Thesis
      Icon

      Implementaciones VLSI de cifradores de flujo Trivium de bajo consumo 

      Mora Gutiérrez, José Miguel (2017-05-12)
      En toda comunicación de datos se hace necesario proteger y garantizar de una manera adecuada la información enviada a ...
    • Presentation
      Icon

      Low Power Implementation of Trivium Stream Cipher 

      Mora Gutiérrez, José Miguel; Jiménez Fernández, Carlos Jesús; Valencia Barrero, Manuel (Springer, 2012)
      This paper describes a low power hardware implementation of the Trivium stream cipher based on shift register parallelization ...
    • Presentation
      Icon

      Metodologia orientada a la elección de FPGAs con prioridad en el consumo de potencia 

      Mora Gutiérrez, José Miguel; Sassaw Teshome, G.; Jiménez Fernández, Carlos Jesús; Valencia Barrero, Manuel (2010)
      En este trabajo se presenta una metodología de diseño orientada a explorar el cada vez más amplio conjunto de FPGAs con ...
    • Presentation
      Icon

      OWLs: A mixed-signal ASIC for optical wire-less links in space instruments 

      Ramos Martos, J.; Ragel Morales, Antonio; Ceballos Cáceres, Joaquín Francisco; Mora Gutiérrez, José Miguel; Lagos Florido, Miguel Ángel; Espejo Meana, Servando Carlos; Piñero García, Blanca; Muñoz Díaz, Manuel; Sordo Ibáñez, Samuel; Arruego, Ignacio; Martínez Oter, Javier; Álvarez, María Teresa (European Space Agency. Publications Division, 2012)
      This paper describes the design of a mixed-signal ASIC for space application and the techniques employed for radiation ...
    • Article
      Icon

      Precise 90º quadrature current-controlled oscillator tunable between 50-130 MHz 

      Linares Barranco, Bernabé; Serrano Gotarredona, María Teresa; Ramos Martos, J.; Ceballos Cáceres, Joaquín Francisco; Mora Gutiérrez, José Miguel; Linares Barranco, Alejandro (Institute of Electrical and Electronics Engineers, 2003)
      A VLSI continuous time sinusoidal OTA-C quadrature oscillator fabricated in a standard double-poly 0.8 µm CMOS process is ...
    • Presentation
      Icon

      Sensor de humedad del suelo de bajo coste para control de regadíos 

      Magán, Héctor; Vidal Pezzi, Sebastián; Barriga Barros, Ángel; Ceballos Cáceres, Joaquín Francisco; Linares Barranco, Bernabé; Mora Gutiérrez, José Miguel; Ramos Martos, J. (2001)
      This paper presents a low-cost system to measure soil humidity for application in irrigation control. It is based in the ...
    • Article
      Icon

      Trivium Stream Cipher Countermeasures Against Fault Injection Attacks and DFA 

      Potestad Ordóñez, Francisco Eugenio; Tena Sánchez, Erica; Mora Gutiérrez, José Miguel; Valencia Barrero, Manuel; Jiménez Fernández, Carlos Jesús (Institute of Electrical and Electronics Engineers. IEEE, 2021-12)
      Attacks on cryptocircuits are becoming increasingly sophisticated, requiring designers to include more and more countermeasures ...