

A Fourth-Order BandPass $\Sigma\Delta$ Modulator Using Current-Mode Analog/Digital Circuits

J.M. de la Rosa, B. Pérez-Verdú, F. Medeiro, and A. Rodríguez-Vázquez

Dept. of Analog Design, Centro Nacional de Microelectrónica (CNM),
Ed. CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN.
Phone: (34)-5-4239923, Fax: (34)-5-4231832, E-mail: angel@cnm.us.es

Abstract- We present a fourth-order bandpass $\Sigma\Delta$ switched-current modulator IC in 0.8 μm CMOS single-poly technology. Its architecture is obtained by applying a lowpass to bandpass transformation ($z^{-1} \rightarrow -z^{-2}$) to a second-order lowpass modulator. It has been realized using fully-differential circuitry with common-mode feedback. Measurements show 8 bit dynamic range up to 5MHz clock frequency and 10KHz bandwidth.

I. INTRODUCTION

$\Sigma\Delta$ converters use oversampling to reduce the in-band power of quantization noise, and feedback to shape this noise and push it out of band. The intrinsic tolerance of $\Sigma\Delta$ converters to analog circuitry inaccuracies renders them very well-suited for the on-chip design of high-resolution interfaces in mixed-signal ASICs.

Applications of $\Sigma\Delta$ converter ICs span from instrumentation to telecommunications. In particular, bandpass $\Sigma\Delta$ s are used at the front-end of modern narrow-band communication systems [1][2]. Table 1 summarizes the state-of-the-art on $\Sigma\Delta$ BandPass realizations. [3] and [4] are in BiCMOS technology. The former use "off-chip" LC resonators, while the latter employs sampled-data resonators realized with switched capacitor circuits. Similar design technique is employed in [5] and [6], in CMOS technology. The table displays the center frequencies and bandwidths measured for each realization. They are suitable for broadcast and voice AM, IS-54 cellular telephony, and GSM telephony. However, they are not the best suited for standard VLSI where neither accurate thermal oxide linear capacitors nor high f_T BJT transistors are available.

The trend towards combination of analog and digital circuitry on mixed-signal chips with low production cost has motivated exploring design techniques such as Switched-Currents (SI), which can be manufactured in standard VLSI single-poly technologies without any extra processing steps [7].

SI circuits have already been used for lowpass $\Sigma\Delta$ s [8,9]. To the best of our knowledge, this paper reports the first IC realization of an SI bandpass $\Sigma\Delta$ IC. It is a fourth-order architecture and has been designed using fully-differential circuitry in 0.8 μm CMOS single-poly technology. Measurements show 8 bit dynamic range up to 5MHz clock frequency. Since the commercial AM broadcast band is 540 to 1600KHz, with stations occupying a band 10KHz wide, this modulator performs according to digital AM receiver requirements [6].

II. ARCHITECTURE OF THE MODULATOR

The modulator architecture has been obtained by applying a $z^{-1} \rightarrow -z^{-2}$ transformation to the second-order lowpass prototype of Fig. 1 [5]. This transformation maintains the stability properties of the lowpass prototype, whose practical use has been demonstrated in both SC and SI implementations [8].

Because of this transformation, the integrators in the lowpass prototype become resonators with transfer function,

Table 1: State of the Art of BandPass $\Sigma\Delta$ Modulators

Reference	F_s (MHz)	BW (KHz)	SNR (dB)	Technology
Jantzi[6] (1993)	1.852	8	63	CMOS 3 μm double poly
Longo[5] (1993)	7.2	30	92	CMOS 1 μm double poly
Troster[3] (1993)	26	200	55	BiCMOS 1.2 μm /7GHz off-chip LC
Singor[4] (1995)	42.8	200	57	BiCMOS 0.8 μm




Fig. 1: Initial lowpass block diagram

$$R(z) = \frac{-z^{-2}}{1+z^{-2}} \quad (1)$$

Fig. 2 shows two alternative structures to realize $R(z)$ above in a way compatible with SI design technique. Structure -1 is a cascade of one Forward-Euler integrator and one Forward-Euler differentiator. Structure-2 is a cascade of two Back-Euler integrator blocks.




Fig. 2: Alternative structures to implement the resonator block

For both structures in Fig. 2, the nominal value of the feedback coefficient R is 2. In practical realizations, changes in this coefficient degrade the quality of the resonator. Fig. 3 displays the pole movement with R varying around its nominal value, for both structures. It is seen that the poles remain in the circle unit for Structure-2 -- the reason leading us to choose this structure to design the modulator.

Fig. 4 shows the block diagram of the bandpass modulator. The required feedback delay has been realized through two additional delay blocks, as depicted in the figure. Assuming that the 1 bit quantizer in the resulting bandpass modulator can be modelled as an additional white noise source with effective gain of k , the output is given as,

$$Y(z) = z^{-2}X(z) + (1+z^{-2})^2E(z) \quad (2)$$

where $X(z)$ is the modulator input signal, $Y(z)$ is the modulator output, and $E(z)$ is the additional quantization noise source in the linear model. We see that the transfer




Fig. 3: Displacement of poles with R .




Fig. 4: Block Diagram of the Modulator.

function for the input is a double-delay; on the other hand, the transfer function $NTF(z)$ for the quantization noise has two transmission zeroes at $f_s/4$. This is the equivalent of the two zeroes at DC observed in the lowpass prototype.

Fig. 5 shows simulation results of the modulator architecture obtained using *ASIDES* [10], a proprietary behavioral simulator for $\Sigma\Delta$ modulators. Fig. 5a shows an FFT of the simulated modulator output for a sinusoidal input of -6dB range, centered on 2.5 MHz, and a clock frequency of 10MHz. The use of a scaling factor 0.5 at the output of the first modulator obtains similar dynamic range at the output of both resonators, as shown in the histogram of Fig. 5b. Thus both resonators can be designed identically.

III. DESIGN PROCESS

The methodology used to design the modulator is based on our previous work in [10]. The coefficients of the modulator are chosen through a statistical optimization procedure where the cost function is built using equations to describe the major non-idealities of SI blocks (namely, memory cells and integrators) that degrade the performance bandpass $\Sigma\Delta$ modulators. As regards to the calculation of the dimensions of the transistors in the SI blocks we have used also statistical optimization, and electrical simulations to evaluate the cost function.





Fig. 5: Behavior Simulations of the Modulator

A. Quantization noise

Previous analysis of SI memory cells and integrators have considered finite output-input conductance ratio (ϵ_g), charge injection (ϵ_q) and settling errors (ϵ_s) [7]. For our purposes, we have also taken into account errors due to changes in the feedback loop gain,

$$\epsilon_R = 1 - \frac{R}{R_{NOM}} \quad (3)$$

where R_{NOM} is the nominal value of 2. The transfer function of quantization noise when these non-idealities are taken into account is given by,

$$NTF(z) \approx \left(1 + z^{-2}\right)^{-2} + \epsilon_g(z) + \epsilon_q(z) + \epsilon_s(z) + \epsilon_R(z) \quad (4)$$

where,

$$\begin{aligned} \epsilon_g(z) &= \epsilon_q(z) = \left(-4\epsilon_g \left(1 + z^{-2}\right) \left(1 - z^{-1}\right)\right) \\ \epsilon_s(z) &= -4\epsilon_s \left(1 + z^{-2}\right) \left(20 - 16z^{-1}\right) \\ \epsilon_R(z) &= -12\epsilon_R z^{-2} \left(1 + \frac{4}{3}z^{-2}\right) \end{aligned}$$

It is seen that the zeroes of $NTF(z)$ are shifted from their nominal positions at $f_s/4$, thereby degrading the filtering performed by the resonators. Each non-ideality produces different amount of degradation. As designers, we would like to have insight about the separate influence of each non-ideality. Fig. 6 illustrates this. There we plot three different families of Bode diagrams for $|NTF(f)|$ with $z = \exp(j2\pi f/f_s)$. Each has been obtained by keeping only one error term and nulling the others. It is seen that, for similar error magnitude, the most important shifting in $|NTF(f)|$ is due to settling error ϵ_s . On the other hand, the gain error ϵ_R manifests only through shiftings of the signal band around the center frequency.

The quantization noise power P_{EQ} can be obtained by integrating the power spectral density in the signal band,

$$P_{EQ} = \frac{\Delta^2}{12f_s} \int_{f_s/4 - (BW)/2}^{f_s/4 + (BW)/2} |NTF(f)|^2 df \quad (5)$$

Where Δ is the quantization step and BW is the information signal band. After some algebra, and assuming that errors are $< 1\%$ (for simplifications) one obtains,

$$P_{EQ} = \frac{\Delta^2}{120} \frac{\pi^4}{M^5} + \frac{\Delta^2}{9} \frac{\pi^2}{M^3} \left(4\epsilon_g^2 + 4\epsilon_q^2 + 16\epsilon_s^2 + 3\epsilon_R^2\right) \quad (6)$$

where M is the oversampling ratio defined as $f_s/(2BW)$. The first term in (6) is the ideal P_{EQ} and the others are the error contributions




Fig. 6: Influence of non-idealities on $NTF(z)$

B. Thermal Noise

Thermal noise is the ultimate limiting factor in practical realizations of $\Sigma\Delta$ modulators. The most important contribution is due to the first resonator in Fig. 4, whose input-referred current noise Power Spectral Density (PSD) is given by [11],

$$S_I(f) = \left(\frac{\tau}{T}\right)^2 \text{Sinc}^2(f\tau) S_o \frac{2BW_n}{f_{ck}} \quad (7)$$

where BW_n is the noise equivalent bandwidth and S_o is the thermal noise PSD before sampling.

The maximum signal to noise ratio for a sinusoidal input of Δ amplitude is given as,

$$SNR = \frac{\Delta^2/2}{P_{EQ} + P_{TH}} \quad (8)$$

where P_{TH} is the thermal noise power obtained after integration of (7) in the signal band.




Fig. 7: Regulated Folded-Cascode Integrator with CMFB

IV. MODULATOR BLOCKS

A. SI Integrator

Fig. 7 shows the implementation of the integrator with SI techniques. For maximum reduction of errors, we used a fully-differential regulated folded cascode structure -- inspired in [11]. The thin line in this figure represents the signal path, while the thick lines represent the Common-Mode Feedback path (CMFB). The cell incorporates local feedback in the signal path to increase the input conductance and thus reduce the interconnection loading errors. Minimum size dummy transistors are used to attenuate feedthrough cancellation. Besides, the differential structure of the cell provides first-order cancellation of the residual feedthrough. To avoid transient spikes, the cell output nodes are connected to low-impedance nodes while the steering switches are open. Also, delayed versions have been used for the clock phases that control the steering switches.

B. 1-bit D/A Converter

Fig. 8 shows a schematic of the 1-bit D/A converter used in the circuit, consisting of a current source controlled by the comparator output [8]. The stacked cascode current mirror




Fig. 8: 1-bit D/A Converter.




Fig. 9: Block diagram of the Current Quantizer

has been chosen because it resembles the structure of the cell memory. The two output currents change the flow direction depending on the comparator output. A small offset is no serious problem for the modulator. PMOS switches are used due to the input voltage range required in the integrators.

C. 1-bit Quantizer

Fig. 9 shows the quantizer block diagram, made up of a regenerative latch [13] and an RS flip-flop that maintains the output value in the phase ϕ_1 , which is the phase where the resonators are feedback.

The regenerative latch operates as follows. Since the input switches are PMOS, currents are sampled in the complementary phase ϕ_{2d} , developing a small difference voltage through the NMOS switch. When the NMOS switch opens, the current which flows through it cuts off abruptly, and the latch impedance changes from positive to negative (due to the positive feedback). Consequently, depending on the sign of the small difference of stored voltage, the latch output nodes (R and S) will go to the positive or negative rail. A fast comparison is thus obtained with low input current levels.

D. Input Buffer

If the voltage-to-current conversion needed at the modulator output is realized using an external resistance, the transient behavior of resonator-1 is influenced by the pad capacitance. To avoid this, an input buffer is included in our prototype. Fig. 10 shows the schematics of this block. Input to this block can be either fully differential or single-ended,




Fig. 10: Input Buffer




Fig. 11: HSPICE Simulations of the Memory Cell and Resonator.

while output is always fully-differential. The common-mode gain of the blocks is significantly smaller than the differential gain. Any remaining common mode will be rejected by the CMFB circuit of the differential SI integrator.

V. SIMULATION RESULTS

Fig. 11 shows several simulations of the modulator blocks using *HSPICE*. Fig. 11a shows the total noise rms voltage (S_o) of the buffer and integrator cascade. This AC simulation is made with all switches closed and $1/f$ -noise removed and results in an equivalent noise PSD of $17.9\text{ nV}/\sqrt{\text{Hz}}$ at the gates of the memory transistors of the integrator. Fig. 11b shows transient simulation of this cell in the storage phase; $v(\text{out})$ is the gate voltage of the memory transistor. Fig. 11c shows the time response of the integrator to a sinusoidal input of $5\mu\text{A}$ range and 1MHz when sampled to 10MHz . Finally, Fig. 11d shows a simulation of the time response of the resonator when it is excited by an impulse signal of $10\mu\text{A}$ range. The Resonator output should repeat the values in the ranges $10\mu\text{A}$, 0 , $-10\mu\text{A}$, 0 periodically. The observed




Fig. 12: Chip microphotograph

attenuation is due to non-idealities.

VI. EXPERIMENTAL RESULTS

Fig. 12 is a microphotograph of the prototype, which has been designed in a CMOS $0.8\mu\text{m}$ single-poly technology. It occupies $0.79 \times 0.54\text{ mm}^2$ (without the interconnection pads), and consumes 15mW from a 5V supply. A clock phase generator is also included.

A. Input Buffer

Table 2 summarizes measurements made on an isolated buffer using a single-ended input. The white output noise has been measured with two external resistances connected to a 4V reference voltage. DC measurements have been realized with the semiconductor parameter analyzer HP4145, while bandwidth have been measured with the network analyzer HP4195.

In order not to constraint the high-frequency performance of the buffer, an external loading device with large bandwidth has been used. Fig. 13 shows the measurement set-up. It is based on the AD844, a high speed monolithic operational amplifier implemented as a second generation current conveyor of gain $+1$ (CCII+) [14]. Fig. 14 shows an experimental Bode plot corresponding to $C_{PAD} = 11\text{pF}$ (the whole parasitic capacitance in the experimental board). The measured 3dB frequency is 28MHz , which results approximately equal to the dominant pole $(2\pi R_{in} C_{PAD})^{-1}$, created by the input resistance of the buffer.

B. Modulator

A test board was fabricated following the indications in [15]. Fig. 15(a) shows the measured power spectrum of the modulator output when the clock frequency is 5MHz and the input is a -6dB @ 1.26MHz single tone. In order to obtain the signal to noise ratio, bit streams were obtained for the modulator at different signal levels by using the HP82000




Fig. 13: AC Buffer Measurement Set-Up




Fig. 14: Experimental Bode plot

data acquisition equipment. Hanning-windowed 32768-point FFTs were performed on each of those bit streams and SNR was calculated from them by varying signal levels. Fig. 15(b) shows the measured SNR versus input for the same modulator evaluated in a bandwidth of $\pm 5\text{KHz}$ around the input frequency.

VII. CONCLUSIONS

A SI bandpass $\Sigma\Delta$ modulator has been designed in a CMOS $0.8\mu\text{m}$ single-poly technology. The architecture is obtained by applying a lowpass to bandpass transformation to a second order lowpass architecture. The circuit has been realized using switched-current fully differential regulated cascode cells. Measurements show 8 bit dynamic range up to 5MHz clock frequency. Since the commercial AM broadcast band is 540 to 1600KHz, with stations occupying a band 10KHz wide, this modulator performs according to digital AM receiver requirements [6].

REFERENCES

[1] A.M. Thurston, T.H. Pearce, M.D. Higman and M.J. Hawksford, "Bandpass Sigma Delta A-D Conversion," *Workshop on Advances in Analog Circuit Design*, pp. 267-297, April 1992.
 [2] S. Jantzi, Schreier and M. Snelgrove, "Bandpass Sigma-Delta Analog-to-Digital Conversion," *IEEE Trans. Circuits and Systems*, Vol. 31, pp. 1406-1409, November 1991.
 [3] G. Troster, P. Sieber, K. Schoppe, A. Wedel, E. Zocher and J. Arndt, "An interpolative bandpass converter on a $1.2\mu\text{m}$ BiCMOS analog/digital array," *IEEE J. Solid State Circuits*, Vol. 28, pp.

471-477, April 1993.
 [4] F.W. Singor and W. M. Snelgrove, "Switched-Capacitor Bandpass Delta-Sigma A/D Modulation at 10.7 MHz," *IEEE J. Solid-State Circuits*, Vol.30, pp. 184-192, March 1995.
 [5] L. Longo and H.B. Horng, "15b 30KHz Bandpass Sigma-Delta Modulator," *Proc. 1993 IEEE Int. Solid-State Circuit Conf.*, pp. 226-227, February. 1993.
 [6] S.A. Jantzi, M. Snelgrove and P.F. Ferguson, "A Fourth-Order Bandpass Sigma-Delta Modulator," *IEEE J. Solid-State Circuits*, Vol. 28, pp. 282-291, March 1993.
 [7] C.Toumazou, J.B.Hughes, and N.C. Battersby, "Switched-Currents: An Analogue Technique for Digital Technology," London: Peter Peregrinus Ltd.,1993.
 [8] N.Tan and S.Eriksson, "3.3V 11-bit Delta Sigma Modulator Using First-Generation SI Circuits," *Electron. Lett.*, Vol.30, pp. 2090-2091, October 1994.
 [9] M. Bracey, W. Redman-White and J.B.Hughes, "A Switched-Current $\Sigma\Delta$ Converter for Direct Photodiode Interfacing," *Proc. 1994 IEEE Int. Symp. Circuits and Systems*, pp. 287-290, May 1994.
 [10] F.Medeiro, B. Pérez Verdú, A. Rodríguez Vázquez, and J.L. Huertas, "A Vertically-Integrated Tool for Automated Design of $\Sigma\Delta$ Modulators," *IEEE Journal of Solid-State Circuits*, Vol. 30, pp. 762-772, July 1995.
 [11] M. Goldenberg, R. Croman, and T. S. Fiez, "Accurate SI Filters Using RGC Integrators," *IEEE J. Solid-State Circuits*, Vol. 29, pp. 1388-1395, November 1994.
 [12] S.J. Daubert and D. Vallancourt, "Operation and analysis of current copier circuits," *IEEE Proc.*, Vol. 137, pp. 109-115, April 1990.
 [13] M. Bracey and W. Redman-White, "Design Considerations for Current Domain Regenerative Comparators," *Advanced A-D and D-A Conversion Techniques and their Applications*, pp.65-70, July 1994.
 [14] J.A. Svodoba, L. McGory and S. Webb, "Applications of a commercially available current conveyor," *Int. J. Electronics*, Vol. 70, pp.159-164, January 1991.
 [15] J. L. LaMay and H. J. Bogard, "How to obtain maximum practical performance from state-of-the-art Delta-Sigma analog-to-Digital converters," *IEEE Trans. Instrument. Measure.*, vol 41., pp. 861-867, Dec. 1992.




Fig. 15(a): Output spectrum of the integrated modulator SNR (dB)




Fig. 15(b): Measured SNR vs. relative amplitude

Table 2: Measurements of the current buffer

PARAM.	HSPICE	Experimental	Unit.
Diff. DC-Gain	0.48	0.49	--
Output swing	± 20	± 12	μA
R_{in}	684	< 684	Ω
R_{out}	176	113	$\text{K}\Omega$
Common DC-Gain	0.03	0.03	dB
White output Noise	10	50	$\text{nV}/\sqrt{\text{Hz}}$
Bandwidth	25	> 20	MHz