

Received March 28, 2021, accepted April 18, 2021, date of publication May 4, 2021, date of current version May 17, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3077532

# An Enhanced Gain-Bandwidth Class-AB Miller Op-Amp With 23,800 MHz·pF/mW FOM, 11-16 Current Efficiency and Wide Range of Resistive and Capacitive Loads Driving Capability

ANINDITA PAUL<sup>©1</sup>, (Member, IEEE), JAIME RAMÍREZ-ANGULO<sup>©2,3</sup>, (Life Fellow, IEEE), ALEJANDRO DÍAZ SÁNCHEZ<sup>3</sup>, (Member, IEEE), ANTONIO J. LÓPEZ-MARTÍN<sup>©4</sup>, (Senior Member, IEEE), RAMON GONZALEZ CARVAJAL<sup>©5</sup>, (Fellow, IEEE), AND FRANK X. LI<sup>1</sup>, (Member, IEEE)

Corresponding author: Anindita Paul (apaul@ysu.edu)

This work was supported in part by the Spanish Government Agencia Estatal Development Investigación (AEI) through the Fondo Europeo de Desarrollo Regional (FEDER) under Grant TEC2016-80396-C2, in part by the Consejería Development Economía y Conocimiento of Junta de Andalucía through the Fondo Europeo de Desarrollo Regional (FEDER) under Grant P18-FR-4317, and in part by the Consejo Nacional de Ciencia y Tecnologia (CONACyT) under Grant A1-S-43214.

**ABSTRACT** A compact power-efficient class-AB Miller op-amp is introduced. It uses a simple auxiliary circuit that enhances the op-amp's gain-bandwidth product and helps to drive a wide range of capacitive and resistive loads with high static and dynamic current efficiency. Simple Miller compensation is used to obtain stability over a wide range of loading conditions. The op-amp's simulation and experimental results in strong inversion with  $15\mu$ A bias current and in sub-threshold with 250nA bias current are shown. Its performance is measured in terms of dynamic and static current efficiency figures of merit FOM<sub>CEDyn</sub> and FOM<sub>CEStat.</sub> and using the conventional small-signal figure of merit FOM<sub>SS.</sub> Experimental results of op-amps fabricated in a 130nm CMOS technology are shown that validate the proposed approach.

**INDEX TERMS** Analog integrated circuit, class-AB amplifier, Miller compensation, voltage follower, wide range load.

### I. INTRODUCTION

The conventional class-A (Conv-A) Miller op-amp with the NMOS differential input stage is shown in Fig. 1. It can provide relatively large positive output currents and a maximum negative output current that is limited by the quiescent current of the output transistors  $I_{MOutQ}$  determined by  $M_{ON}$ . This current also limits the slew-rate of the op-amp to a low value  $SR = I_{MOutQ}/(C_c + C_L)$  and the current efficiency  $CE = I_{outMAX}/I_{totQ}$  to a value  $CE = I_{MOutQ}/(I_{MOutQ} + 2I_B) < 1$  (CE<0.5 in most class-A op-amps) where  $I_B$  and  $I_{totQ}$ 

The associate editor coordinating the review of this manuscript and approving it for publication was Teerachot Siriburanon.

are the bias and total quiescent current of the op-amp. Some approaches [1], [2] have been published to implement power-efficient class-AB output stages that can provide transient maximum negative and positive output currents much larger than  $I_{MOutQ}$  during a limited period of time  $\tau$ . The value of  $\tau$  depends on the RC time constant of a high pass network used in the op-amp. These approaches are appropriate for purely capacitive loads and/or for resistive loads at signal frequencies  $f\gg 1/(2\pi RC)$ . This kind of op-amp is called here dynamic-class-AB op-amp. A simple implementation of such dynamic-class-AB Miller op-amp denoted "Free-Class-AB op-amp" (Free-AB) was reported in [1] and it is shown in Fig. 2. It requires just one additional large resistance device

<sup>&</sup>lt;sup>1</sup>Rayen School of Engineering, Youngstown State University, Youngstown, OH 44555, USA

<sup>&</sup>lt;sup>2</sup>Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM 80030, USA

<sup>&</sup>lt;sup>3</sup>Department of Electronics, National Institute of Astrophysics, Optics and Electronics, Puebla 72000, Mexico

<sup>&</sup>lt;sup>4</sup>Institute of Smart Cities, Public University of Navarra, 31006 Pamplona, Spain

<sup>&</sup>lt;sup>5</sup>Department of Electronic Engineering, University of Seville, 41092 Sevilla, Spain






FIGURE 1. Class-A miller op-amp with NMOS input stage.




FIGURE 2. Free-Class-AB op-amp.

 $R_{Large} \sim 100 \text{k}\Omega \text{s}$  and a moderate-sized capacitor  $C_{BAT} \sim pFs$ . This scheme is very efficient since it does not increase quiescent power dissipation or supply requirements. It is a dynamic approach that uses the capacitor  $C_{BAT}$  as a battery during a short period that passes fast transient voltage variations at node X to node Y with small attenuation. A limitation of the Free-Class-AB approach is that it can hold large peak negative output currents only during a period of time that is determined by the time constant  $\tau = R_{Large}C_{BAT}$ . Even though  $\tau$  can be made relatively large (in the range of seconds) utilizing quasi-floating gate transistors [3] to implement values  $R_{Large} \sim 10G\Omega s$ . However, it has the following disadvantages: a) it still cannot hold a large negative current (or voltage) at the output for a very long period of time or indefinitely as it is required in some applications (i.e., in temperature control, some biomedical and some instrumentation applications, etc.) and b) it can lead to a relatively long turn-on time of the op-amp which is not convenient for power management applications. Other reported approaches can deliver large negative currents indefinitely. These are called here "static-class-AB amplifiers" and can be used for high resistive loads (low valued resistance) that might require a large negative load current for an extended period of time or even indefinitely.

Most static-class-AB approaches [4]–[6] require relatively complex additional control circuitry. This can increase the supply requirements and static power dissipation. It leads to a degradation of the op-amp current efficiency CE, defined by  $CE=I_{outMAX}/I_{totQ}$  where  $I_{outMAX}=Min\{I_{outMAX}^+, I_{outMAX}^-\}$  is the minimum of the peak static positive and




FIGURE 3. (a) Class-AB output stage of an op-amp with floating battery (b) Buffer with level shift acting as a floating battery.

negative output peak currents. For this reason, they cannot be used in modern CMOS technology that operates from reduced supply voltages with the requirement for high current efficiency (i.e., in IoT edge node applications). The circuits of [7] and [8] are popular static-class-AB output stages. However, they have very low CE with reduced supply voltage. The basic implementation of a static-class-AB (push-pull) output stage can be represented conceptually by the insertion of a circuit that mimics a floating battery V<sub>BAT</sub> between the gates of the two output transistors as shown in the op-amp with an NMOS differential input stage of Fig. 3(a). In this scheme, the floating battery V<sub>BAT</sub> transfers voltage variations at the gate of the PMOS output transistor (node X) to the gate of the NMOS output transistor (node Y). Positive voltage changes in node X lead to positive changes in node Y. This causes the current in the NMOS output transistor to increase and at the same time, the current in the PMOS transistor to decrease. When X decreases, Y decreases too, causing the current in the PMOS output transistor to increase and that of the NMOS output transistor to decrease. This "push-pull" operation generates negative output currents which can be larger than the static current  $I_{MOutQ}$  of the output stage. The practical implementation of the floating battery requires additional

control circuitry to establish the desired nominal quiescent current  $I_{MOutO}$  at the output stage. This  $I_{MOutO}$  is set by the quiescent gate voltage Y of the NMOS output transistor. This control circuitry automatically adjusts the value of V<sub>BAT</sub> so that the quiescent gate-source voltage of the NMOS output transistor  $V_{GSQN} = (V_{DD} - V_{SS}) - V_{SGQP} - V_{BAT}$  generates a quiescent current  $I_{MOutNQ}$ , which matches the desired nominal quiescent current  $I_{MOutPQ}$  of the PMOS output transistor, where  $V_{GSON}$  and  $V_{SGOP}$  are the gate source voltages of  $M_{ON}$ and M<sub>OP</sub>. This is set by the quiescent value of the voltage at node X, which should match the quiescent voltage VZ at node Z. In a robust design this should be independent of the value of the total supply voltage  $V_{supply} = V_{DD}$  - $V_{SS}$ , of transistor/technology parameters and of temperature variations. A drawback of the basic scheme of Fig. 3(a) is that the peak positive variation of the voltage at node X is limited to a maximum value V<sub>SGOP</sub> (but it is smaller in practice). This relatively small positive change in X transferred to node Y can lead to just a modest boosting in the negative output current (and in the negative slew rate and CE). Therefore, this basic scheme is characterized by a relatively low current efficiency CE with reduced supply voltages. Another way to represent the scheme of Fig. 3(a) is in terms of a unity gain auxiliary buffer with level-shift connected between nodes X and Y as shown in Fig. 3(b). Many authors have reported staticclass-AB output stages based on direct implementations of the floating battery (i.e., [7]–[9]) of Fig. 3(a), where changes in X are transferred directly (in practice with attenuation) to Y as indicated before. The control circuitry increases the static power dissipation and the op-amp supply requirements and might not significantly boost the peak negative output current.

For this reason, most of the reported schemes based on the direct battery implementation are characterized by a CE value that is not much higher than that of a conventional class-A op-amp. A typical representative implementation of the scheme of Fig.3(b) based on the utilization of a source follower  $M_{VF}$  [9] is shown in Fig. 4 along with the required control circuit (enclosed in a box with dashed lines in Fig. 4b). In this implementation, the voltage follower transistor  $M_{VF}$ transfers variations from node X to node Y. If there is a body effect, it causes the variations at Y to be attenuated by approximately 20-30% w.r.to the variations at X. The inclusion of M<sub>VF</sub> increases the op-amp's minimum supply requirements from  $V_{DDsupplyMIN} = V_{GS} + 2V_{DSsat}$  to a value  $V_{DDsupplyMIN} = 3V_{GS}$  which prevents this scheme from being used in low voltage applications. A quiescent output current control circuit based on replicating the branches with the voltage follower and output transistors is shown in Fig. 4(b). The addition of the control circuit in this and other class-AB approaches (i.e., in [4]) increases the total quiescent power dissipation of the op-amp, reducing current efficiency and leading to a relatively modest boost of the peak negative output current.

In this paper, a power-efficient static-class-AB op-amp is reported that can drive both resistive and capacitive loads. Thus, it can provide static and dynamic positive and negative




FIGURE 4. (a) Example of Class-AB output stage using a VF as a battery with level shift (b) Replica bias control circuit for generation of V<sub>CNTR</sub> so that quiescent output current is independent on V<sub>DD</sub>, technology parameters, and temperature.

load currents, which can be much higher than the quiescent current of the output stage  $I_{MOutO}$ . This scheme uses a simple control circuit that does not increase the supply requirements and requires minimal additional quiescent current (15%). It is described in Section-II. The performance of the proposed op-amp is measured in terms of: a) the conventional small-signal Figure of Merit: $FOM_{SS} = f_u \cdot CL/P^Q$  here  $f_u$ denotes the unity gain frequency of the op-amp b) a large signal static current efficiency figure of merit:  $FOM_{CEStat} =$  $I_{outMAXRL}/P^Q$  and c) the conventional large signal dynamic current efficiency figure of merit: $FOM_{CEDvn} = SR \cdot C_L/P^Q$ which is related to the maximum dynamic output current in load capacitance  $C_L$ .  $FOM_{CEStat}$  is determined by the maximum DC output current in load resistor  $R_L$  (denoted  $I_{outMAXRL}$ ) relative to the total quiescent power  $P^Q$  of the opamp. Two additional figures of merit are also reported here in order to account for the Silicon area:

- a)  $AFOM_{CEDyn} = (SR \cdot C_L)/(P^Q \cdot Area)$ , b)  $AFOM_{SS} = (f_u \cdot C_L)/(P^Q \cdot Area)$ .

Where Area is the Silicon Area. Section-III shows the simulation results of the proposed class-AB amplifier in strong inversion and in subthreshold. Section-IV shows experimental results of a fabricated test chip prototype that






FIGURE 5. Proposed op-amp.

includes a conventional class-A, a Free-AB, and the proposed op-amp. All of them were fabricated on the same chip and operated with the same supply and bias currents. Section-V provides conclusions.

#### **II. PROPOSED OP-AMP**

In the proposed approach, a simple auxiliary amplifier is used to provide amplified voltage variations at node Y that are in phase with those at node X and set the quiescent output current  $I_{MOutO}$  to a desired nominal value. The proposed op-amp is shown in Fig. 5. The auxiliary amplifier is formed by transistors M<sub>3</sub>-M<sub>6</sub>. Transistors M<sub>4</sub> and M<sub>4P</sub> form a differential stage with a tail transistor  $M_3$  that delivers a bias current  $I_B$ . The straightforward analysis shows that the small-signal gain from X to Y (assuming voltage at node Z is approximately constant) is given by  $A_Y = V_Y/V_X = g_{m4}/(2R_Y)$  where  $R_Y$  is the resistance at node Y, and  $g_{m4}$  is the transconductance of  $M_{4,4P}$ . Transistors  $M_{4,4P}$  have their sources connected to their bulk terminals and large W/L ratios to provide headroom to the tail transistor  $M_3$  and increase the transconductance  $g_{m4}$ of M<sub>4</sub>, M<sub>4P</sub>. The voltage Y at the gate of the load transistor M<sub>6</sub> drives the output NMOS transistor M<sub>ON</sub>, which is scaled up by a factor N=2 (as well as the PMOS output transistor M<sub>OP</sub>) with respect to the unit size transistors used in the input stage. The quiescent voltage value of Y determines the quiescent current  $I_{MOutQ}$  in the output branch of the opamp. The voltage V<sub>CNR</sub> at the gate of cascode transistor M<sub>5</sub> is selected so that M<sub>6</sub> operates in triode mode close to the boundary of the saturation region. This causes the quiescent gate voltage Y to be higher than the value it would have if it were in saturated mode.

Consequently, a factor 12 times higher quiescent current flows in the output branch than in  $M_6$ (that has 0.5 times the size of unit size transistor) instead of a factor 4 times higher which would be the case if  $M_6$  were in deep saturated mode. Positive signals in X larger than  $V_{SDsat4}$  cause all the tail current of  $M_3$  to flow through  $M_6$ . This drives  $M_6$  in deep triode

mode and leads to a large positive voltage change in Y, resulting in large negative op-amp output currents. It can be seen that  $M_6$  operates as an adaptive nonlinear load that increases its resistance (and the gain  $A_Y$ ) for positive signals at node X. The nonlinear adaptive loads were introduced in [10] for applications in one-stage op-amps with improved slew rate and have been used since then by various authors [11], [12].

A telescopic differential input stage is used in order to achieve high open-loop gain even with low  $R_L$  values. When the op-amp drives a high resistive load (low valued  $R_L$ ), the gain of the output stage is degraded. Consequently, the opamp could have low open-loop gain and large gain-error with the conventional input stage, as shown in Figs. 1 and 2. The use of a high gain telescopic input stage in the proposed op-amp alleviates this problem. A capacitor  $C_{BAT}$  connected between the gates of  $M_{OP}$  and  $M_{ON}$  acts as a short circuit at high frequencies and helps to provide large negative dynamic currents to the capacitive load. Additionally,  $C_{BAT}$  eliminates the need for an additional compensation capacitor between node Y and the op-amp output as it is required in several reported class-AB op-amp implementations [12]–[14]. Conventional Miller compensation is used for stability purposes.

# A. OPERATION

Class-AB operation. Let's assume the op-amp is used as a voltage follower. For positive input signals, the voltage at node X decreases, and the voltage at node Y also decreases according to  $\Delta V_{Y \approx} A_{Y} \Delta V_{X}$ . This increases the drain current of the PMOS output transistor  $M_{OP}$  and reduces the current of the NMOS output transistor  $M_{ON}$  resulting in a large positive op-amp output current. For negative input signals, the voltage at node X increases, and the voltage at node Y also increases by approximately a factor  $A_{Y}$ . (In practice it increases by a higher factor due to the nonlinear gain of  $A_{Y}$  that increases for large positive signals at X due to the operation of  $M_{6}$  as nonlinear adaptive load). This reduces the current in the PMOS transistor and leads to a large increase in the drain current of






FIGURE 6. Small signal model of proposed static op-amp.

the NMOS output transistor  $M_{ON}$ . In this case, the op-amp can deliver peak negative output currents significantly higher than the quiescent current  $I_{MOutQ}$  of the output branch. This proposed scheme can work efficiently for resistive as well as for capacitive and mixed loads. For example, when a negative input step is applied for a resistive load, the proposed op-amp can provide a negative output voltage for an extended period of time or indefinitely.

Conversely, when a large capacitive load is used it requires large dynamic currents during the positive and negative edges. Assume a voltage follower with a resistive load  $R_L = 200\Omega$  biased with  $I_B = 15\mu$  A. If the input voltage changes from  $V_{in} = 0V$  to a negative DC voltage  $V_{in} = -0.3$ V the output terminal of the op-amp should provide, besides the dynamic current required by the capacitive load during the transition, a DC negative output current with value  $I_{out} = V_{out}/R_L = -1.5$ mA once the output settles to -0.3V. A conventional class-A op-amp with a quiescent current in the output branch  $I_{MOutQ} = 30\mu A$  can deliver a maximum negative output current limited to a value  $I_{outMAXRL}^- = -30\mu A$ . At the same time, a Free-Class-AB amplifier with the same quiescent current can provide a large negative current  $I_{outMAXRL}^-$  only during a period determined by the time constant  $\tau = R_{Large}C_{BAT}$ .

# B. AC ANALYSIS OF PROPOSED OP-AMP

The proposed op-amp uses conventional Miller compensation and a capacitor  $C_{BAT}$  like the Free-AB op-amp. This capacitor short circuits node X and Y at high frequencies, allowing high dynamic current efficiency and utilization of only one compensation capacitance  $C_C$  instead of two. It is common in several reported implementations of class-AB output stages [12]–[14]. A straightforward analysis leads to the well-known transfer function of a Miller op-amp given by (1). The small-signal model of the proposed op-amp is given in Fig. 6.

$$A_{OL}(s) = \frac{A_{OLDC} \left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_{pDOMX}}\right) \left(1 + \frac{s}{\omega_{pOut}}\right)} \tag{1}$$

The DC open-loop gain of the 1<sup>st</sup> stage of the proposed op-amp of Fig. 5  $A_{IDC} = V_X/V_d$  is given by (2).

$$A_{IDC} = g_{\min}(R_X) = g_{m1}(R_X) \approx (g_m r_o)^2 / 2$$
 (2)

where  $g_m$  and  $r_o$  are the transconductance gain and the unit size transistor's output resistance in the input stage (assuming for simplicity of notation equal  $g_m$  and  $r_o$  for PMOS and NMOS transistors). As indicated before,  $R_Y$  was selected so that the small-signal gain from node X to node Y has moderate value  $A_Y \approx 1.5$ . As indicated previously, this gain increases for large positive signals at X due to the nonlinear adaptive load.

The DC gain of the output stage  $A_{IIDC}$  is expressed by (3).

$$A_{IIDC} = \left(g_{mOut}^{eff}\right)_{dc} (R_{Out}) \tag{3}$$

Here,  $(g_{mOut}^{eff})_{dc}$  is given by  $(g_{mOut}^{eff})_{dc} = g_{mOP} + A_Y g_{mON}$  and  $R_{Out}$  is given by  $R_{Out} = r_{OP}||r_{ON}||R_L$ . Here,  $g_{mOP}, g_{mON}$  are the transconductance gains and  $r_{OP}, r_{ON}$  are output resistances of the output transistors  $M_{OP}$  and  $M_{ON}$  respectively. Hence, the total DC open-loop gain  $A_{OLDC}$  can be expressed by (4).

$$A_{OLDC} = A_{IDC}A_{IIDC} = (g_{m1}R_X) \left(g_{mOut}^{eff}\right)_{dc} R_{Out} \quad (4)$$

The dominant pole at node X is given by (5).

$$f_{PDOMX} = \frac{1}{2\pi R_X C_X} \tag{5}$$

where  $C_X$  is given by  $C_X = (1-(-A_{IIDC}))C_C$  and  $R_X$  is expressed by  $R_X = g_m r_o^2 / 2$ . Thus,  $f_{PDOMX}$  can be expressed as (6).

$$f_{PDOMX} = \frac{1}{2\pi R_X C_X}$$

$$= \frac{1}{2\pi R_X (g_{mOP} + A_Y g_{mON}) R_{Out} C_C}$$
(6)

The high-frequency pole at the output node is given by (7).

$$f_{Pout} = \frac{(g_{mOP} + g_{mON} + G_L)}{2\pi C_L} \tag{7}$$

where  $G_L = 1/R_L$ .

The zero is given by (8).

$$f_z = \frac{1}{2\pi C_C \left(R_C - \left(g_{mOut}^{eff}\right)_{hf}^{-1}\right)}$$
(8)

where the effective op-amp output conductance at high frequencies (at which  $C_{BAT}$  bypasses the auxiliary amplifier) is given by  $(g_{mOut}^{eff})_{hf} = g_{mOP} + g_{mON}$ .

From (4) and (6), the GBW of the proposed op-amp is given by (9).

$$GBW = A_{OLDC} f_{PDOM} = \frac{g_{m1}}{2\pi C_C}$$
 (9)

From (3) and (7) it can be seen that the open-loop gain and the high-frequency output pole  $f_{POut}$  of the op-amp are strongly dependent on  $R_L$ . When the Op-amp drives a high load (low  $R_L$ / high  $G_L$ ) the DC gain of the output stage is degraded to low values  $A_{IIDC} \ll 1$ . This also degrades the op-amp DC open-loop gain. Thus, to prevent a large gain error in the proposed op-amp a telescopic input stage with high gain  $A_I \sim 1,000 \text{V/V}$  is used as indicated before. In this case, even



TABLE 1. Values of design parameters of the proposed op-amp.

Parameter	Strong inversion	Sub-Threshold		
$I_B$ , $I_{totQ}$ ( $\mu A$ )	15, 105	0.250,2.5		
$C_C(pF)$	4-5.5	5		
$C_L(pF)$	5-300	5-300		
$R_C(k\Omega)$	3-8.5	150		
$R_L(k\Omega)$	0.250-1000	7-1000		
$C_{BAT}(pF)$	2	10		
NMOS(unit transistor's	10/0.27	10/0.27		
W/L)(µm)				
PMOS(unit transistor's	40/0.27	40/0.27		
W/L)(µm)				




FIGURE 7. Open-loop frequency response of proposed op-amp in strong inversion for C<sub>L</sub> = 5pF and resistive load R<sub>L</sub> = 250 $\Omega$  and 1M $\Omega$ .

with low  $R_L$  values the DC open-loop gain remains relatively high  $A_{OLDC} = A_{IDC}A_{IIDC} \gg 1$ . Table 1 shows the design parameters of the proposed op-amp, for strong inversion and sub-threshold conditions.

# **III. SIMULATION RESULTS**

## A. SIMULATION RESULTS IN STRONG INVERSION

The proposed, the conventional Class-A(Conv-A), and the Free-Class-AB op-amps of Figs. 1, 2, and 5 were designed in 130-nm CMOS technology with NMOS and PMOS unit transistor sizes  $(W/L)_N = 10\mu m/0.27\mu m$  and  $(W/L)_P = 40\mu m/0.27\mu m$ . They were all simulated with the same bias current  $I_B = 15\mu A$  and supply voltage 1.2V. The Conv-A and Free-Class-AB op-amp have conventional input stages with simple (non-cascoded) current mirror loads. Figs. 7, 8, and 9 show the open-loop responses of the proposed op-amp for various combinations of capacitive and resistive loads  $C_L$  and  $R_L$ . In the simulations, three values of capacitive loads: 5pF, 25pF, 300pF, and two values of resistive loads:  $1M\Omega$  and  $250\Omega$  are used. Table 2 summarizes




FIGURE 8. Open-loop frequency response of proposed op-amp in strong inversion for  $C_L=25pF$  and resistive load  $R_L=250\Omega$  and  $1M\Omega$ .




FIGURE 9. Open loop frequency response of proposed op-amp in strong inversion for  $C_L=300 pF$  and resistive load  $R_L=250 \Omega$  and  $1 M \Omega$ .

the open-loop response parameters obtained from AC simulations for the proposed op-amp, the conventional class-A, and the Free-Class-AB(Free-AB) op-amps. It can be observed that the proposed op-amp is stable for the wide range of combinations of capacitive and resistive load values used. For the Conv-A and Free-AB op-amps, the DC open-loop gains degrade severely to only 9.6dB for low valued load resistors, while for the same resistive loading conditions, the proposed op-amp still provides a relatively high DC open-loop gain of 52.2dB. Fig. 10 shows the transient response of the proposed op-amp for 5pF, 25pF, and 300pF load capacitors



$C_L$	C <sub>L</sub> Open-loop DC Gain								Phase 1	Margin			$f_u$					
(pF)						(degree)				(MHz)								
	$R_L=1M\Omega$ $R_L=250\Omega$				$R_L=1M\Omega$			$R_L=250\Omega$		$R_L=1M\Omega$		$R_L=250\Omega$						
	Conv-	Free-	Prop	Conv-	Free-	Prop	Conv-	Free-	Prop	Conv-	Free-	Prop	Conv-	Free-	Prop	Conv-	Free-	Prop
	A	AB		Α	AB		Α	AB		Α	AB		Α	AB		Α	AB	
5	51.1	51.1	87.9	9.6	9.6	52.2	116	115	70	125	132	105	20	44	72	2	4.4	11.7
25	51.1	51.1	87.9	9.6	9.6	52.2	77	77	60	130	130	92	12.2	20.5	24.5	2	4.5	11.5
300	51.1	51.1	87.9	9.6	9.6	52.2	51	54	54	98	85	72	2	3.4	7.3	1.32	2.74	6.6
*Prop	=Propose	d op-amp	)															




FIGURE 10. Simulated transient response of proposed op-amp for different capacitive loading condition in parallel with a fixed resistive load  $R_{I}=1 M \Omega$  for  $\pm 300 mV$ , 100 kHz pulse.




FIGURE 11. Output current of proposed op-amp for different  $C_L$  for  $R_L=1M\Omega$ .

with  $1M\Omega$  load resistors for a 100kHz input pulse with  $600\text{mV}_{pp}$  (-300mV to 300mV) amplitude. Fig. 11 shows the capacitive load currents for different loading conditions.




FIGURE 12. Proposed op-amp's transient response for  $C_L=300$ pF in parallel with  $R_L=250\Omega$  for 100kHz (-300mV to 300mV) input pulse.




FIGURE 13. Dynamic and static output currents of the proposed op-amp for  $R_L=250\Omega$  and  $C_L=300pF$ .

For a 300pF load capacitor, the proposed op-amp provides 1.75mA positive and 1.8mA negative peak output currents at the expense of  $105\mu$ A total op-amp quiescent current  $I_{totQ}$ . Positive and negative slew rates are  $6V/\mu$ s and  $-6V/\mu$ s. It can be seen that the proposed op-amp has a very high dynamic current efficiency  $CE_{Dyn} = I_{outCL}/I_{totQ} = 16$  where  $I_{outCL}$  is the load capacitor current.

Now, Fig. 12 shows the proposed op-amp's pulse response for  $C_L = 300 \text{pF}$  and  $R_L = 250 \Omega$ . It can be observed that the op-amp can drive high capacitive as well as low resistive loads. The  $\pm 0.1\%$  positive and negative settling times of the op-amp are  $0.3\mu\text{s}$  and  $0.7\mu\text{s}$ , respectively. Fig. 13 shows



**TABLE 3.** Corner analysis of the proposed op-amp at  $T = 90^{\circ}$  C.

				•			
		tt	SS	ff	fs	sf	SD
$I_{totQ}$	$R_L$	110	110	115	111	108	2.3
(µA)	$(\Omega)$						
$A_{OLDC}$	1M	84.5	88	76	87.6	76	5.4
(dB)							
PM	1M	51	50	51	50	54	1.5
(0)							
$f_u$	1M	6.5	6.5	7.15	6.7	6	0.4
(MHz)							
SR	1M	5.8	5.5	6.1	5.6	5.7	0.2
(V/µs)							
I <sub>outMAXRL</sub>	25	1.19	1.18	1.18	1.15	1.19	.01
(mA)	0						
THD/	25	-64.	-64.	-63.	-64.	-63.	0.2
dB	0	0	1	5	1	5	8
$@R_L=250\Omega$							
,							
50kHz,							
300mV							
amplitude							

**TABLE 4.** Corner analysis of the proposed op-amp at  $T = 27^{\circ}$ C.

		tt	SS	ff	fs	sf	SD
I <sub>totQ</sub> (μΑ)	$R_L$ $(\Omega)$	105	100	91	93	106	6
A <sub>OLDC</sub> (dB)	1M	87.9	95	87	91	91	2.8
PM (°)	1M	54	50	50	48	49	2.03
f <sub>u</sub> (MHz)	1M	7.08	8.8	8.4	8.5	9	0.7
SR (V/µs)	1M	5.8	5.5	6.1	5.6	5.9	0.2
I <sub>outMAXRL</sub> (mA)	25 0	1.19	1.18	1.18	1.18	1.19	0.00 4
$\begin{array}{c} THD/\\ dB\\ @R_L=250\\ \Omega,\\ 50kHz,\\ 300mV\\ amplitude \end{array}$	25 0	−64. 5	−64. 7	-64. 2	−64. 7	-65. 8	0.54

the output currents for  $R_L = 250\Omega$  and  $C_L = 300 \mathrm{pF}$ . The maximum positive and negative currents in  $R_L$  are 1.2mA and  $-1.2 \mathrm{mA}$ , respectively. It can be seen that the proposed op-amp also has a high static current efficiency  $CE_{stat} = I_{outMAXRL}/I_{totQ} = 11$ . Thus, the op-amp can provide both dynamic and static output currents (to capacitive and resistive loads), which are much higher than its total quiescent current  $I_{totQ}$ .

In order to verify the sensitivity of the op-amp to process parameters and temperature, corner analysis of the proposed op-amp at temperatures 90°C, 27°C, and -20°C were performed. Tables 3, 4, and 5 show the results of the corner analysis.

**TABLE 5.** Corner analysis of the proposed op-amp at  $T = -20^{\circ}$  C.

		1	1			1 0	
		tt	SS	ff	fs	sf	SD
$I_{totQ}$	$R_L$	109	115	106	115	104	4.5
(µA)	$(\Omega)$						
$A_{OLDC}$	1M	89.5	89	88	88	89	0.6
(dB)							
PM	1M	50	48	54	52	52	2.0
(°)							3
$f_u$	1M	8.4	8	8.2	7.5	8.25	0.3
(MHz)							
SR	1M	5.8	5.4	6	5.6	5.7	0.2
(V/µs)							
$I_{outMAXRL}$	25	1.19	1.19	1.19	1.15	1.2	.02
(mA)	0						
THD/	25	-64.	-64.	-63.	-65.	-63.	0.6
dB	0	3	5	7	0	2	3
$@R_L=250\Omega$							
,							
50kHz,							
300mV							
amplitude							




FIGURE 14. Transient response of the proposed op-amp for  $R_L=50 \mid\mid C_L=1000pF$  for 100kHz (– 300mV to 300mV) input pulse.

From this analysis, it can be asserted that the proposed op-amp is robust against process and temperature variations.

*Remark:* If lower load resistors/higher load capacitors are required to be driven for some application, the proposed opamp's output transistors can be scaled up as needed. For example, Fig. 14 shows the op-amp's transient response for a  $50\Omega$  resistive load in parallel with a 1nF capacitor load with the output transistors scaled up by a factor 4 w.r.to the size of the transistors used in the previously described op- amp.

In this case, the op-amp has approximately three times higher total quiescent current  $I_{totQ} = 330\mu\text{A}$ . Fig. 15 shows that the proposed op-amp can deliver a 5.8mA positive and 6mA negative output current to a  $50\Omega$  resistive load. It can provide 5.8mA positive and 4.2mA negative current to a 1nF capacitive load as well.

Fig. 16 shows the Conv-A and Free-AB op-amps' transient response with a  $250\Omega$  resistive load and 300pF capacitive load to a  $100 kHz~600 mV_{pp}$  input pulse in voltage follower






FIGURE 15. Transient current at  $R_L=50\Omega$  and  $C_L=1000pF$  for 100kHz (– 300mV to 300mV) input pulse in the proposed op-amp.




FIGURE 16. Conv-A and Free-AB op-amp's transient response for  $C_L=300pF$  in parallel with  $R_L=250\Omega$  for 100kHz (-300mV) input pulse.




FIGURE 17. Currents in  $R_L=250\Omega$  for Free-AB and Conv-A op-amp.

configuration. The Conv-A op-amp's output voltages go from -9.7 mV to 276 mV, and the output voltages of the Free-AB op-amp go from -275 mV to 276 mV. However, the proposed op-amp's output can vary from -300 mV to 300 mV (shown in Fig. 12) for the same applied input. Notice that the Free-AB op-amp initially achieves -275 mV output voltage during a short period of time and after approximately  $1.2 \mu \text{s}$  (that correspond to  $3\tau = 3R_{Large}C_{BAT}$  time




FIGURE 18. Transient response of Free-AB and Conv-A op-amp for  $\pm 300$ mV 100kHz pulse when  $R_L = 1$ M  $|| C_L = 300$ pF.




FIGURE 19. Dynamic currents in  $C_L = 300 pF$  for Free-AB and Conv-A op-amp.

constants)  $C_{BAT}$  discharges, and the negative output voltage goes to -9.7mV, just like the Conv-A op-amp. In both cases, it is due to the maximum negative static output current limitation determined by the quiescent current  $I_{MOutO}$  of the output branch. Fig. 17 shows the output currents in  $R_L$ in the Free-AB and the Conv-A op-amps for  $R_L = 250\Omega$ . As expected, the current in  $R_L$  for the Conv-A op-amp is limited by the quiescent current  $I_{MOutQ} = 39\mu A$ . In the Free-AB op-amp the output current in  $R_L$  after  $1.2\mu s$  returns to  $I_{MOutQ} = 39 \mu A$ . The slew rate of the Conv-A and Free-AB op-amp for  $R_L = 1M\Omega$  can be obtained from Figs. 18 and 19. Fig. 18 shows the transient response of the Conv-A and Free-AB op-amps for  $R_L = 1M\Omega || C_L = 300 \text{pF}$ . The positive output currents in  $C_L$  for the Free-AB and the Conv-A op-amps are 1.86mA and 1.76 mA. The negative output currents delivered to  $C_L$  are -1.03mA for the Free-AB and only  $-39\mu A$  for the Conv-A. The negative slew rates of the Free-AB and Conv-A op-amps are  $3.4V/\mu s$  and  $0.13 V/\mu s$ .

#### **B. SIMULATION RESULTS IN SUBTHRESHOLD**

The proposed and conventional op-amps were also simulated in sub-threshold with 1.2V supply voltage and a factor 60 times lower bias current  $I_B = 250$ nA. In this case, the op-amp can drive 5pF-300pF capacitive loads and resistive loads down to 7k $\Omega$ . Fig. 20 shows the transient



TABLE 6. Summary of the simulation results.

Parameters	Conv	'-A	Free-	·AB	Proposed	op-amp
	Strong inversion	Subthreshold	Strong inversion	Subthreshold	Strong inversion	Subthreshold
	(SI)	(ST)	(SI)	(ST)	(SI)	(ST)
Technology (μm)	0.13	0.13	0.13	0.13	0.13	0.13
Supply (V)	1.2	1.2	1.2	1.2	1.2	1.2
I <sub>totQ</sub> (µA)	68	1.5	68	1.5	105	2.5
Power(µW)	81.6	1.8	81.6	1.8	126	3
C <sub>L</sub> (pF)	300	300	300	300	300	300
$R_L(\Omega)$	1M/250	1M/7k	1M/250	1M/7k	1M/250	1M/7k
A <sub>OLDC</sub> (dB)	51/9.7	40.4/9.5	51/9.7	40.5/9.5	88/52.2	70/45
PM (degree)	51/98	51/103	54/85	50/102	54/76	55/82
$f_u(MHz)$ @R <sub>L</sub> =1M $\Omega$	4.5	0.10	5.4	0.11	10	0.4
SR(V/μs) @R <sub>L</sub> =1M	0.1	0.003	3.3	0.05	6	0.1
$I_{\text{outmax to RL}}^+(\mu A)$	1127	41.4	1127	41.4	1200	42
	$@R_L=250 \Omega$	@7k	$@R_L=250 \Omega$	@7k	$@R_L=250 \Omega$	@7k
I <sub>outmax to RL</sub> (μA)	39	0.7	1100**/39	0.7	1200	42
	$@R_L=250 \Omega$	@7k	$@R_L=250 \Omega$	@7k	$@R_L=250 \Omega$	@7k
FoM <sub>CEStat</sub> $@R_L=250 \Omega$ $(\mu A/\mu W)$	0.47	0.38	0.47	0.38	9.5	14
FoM <sub>CEDyn</sub> $@R_L=1M$ $(V.pF/ \mu s. \mu W)$	0.4	0.5	12	8.3	14	10
FoM <sub>SS</sub>	17	17	20	18	24	40

response of the proposed op-amp in subthreshold for a 5 kHz  $600 \text{mV}_{pp}$  (-300 mV to 300 mV) input pulse for  $300 \text{pF}||1 \text{M}\Omega$  and  $300 \text{pF}||7 \text{k}\Omega$  loading conditions. The  $\pm 0.1\%$  positive and negative settling times are  $9 \mu \text{s}$  and  $11 \ \mu \text{s}$ , respectively. Figs. 21 and 22 show the output current in the  $300 \text{pF}||1 \text{M}\Omega$  and  $300 \text{pF}||7 \text{k}\Omega$  loads. The output positive and negative static current in the  $7 \text{k}\Omega$  load are  $42 \mu \text{A}$  when the 300 pF capacitive load is there as well. The proposed op-amp can provide  $39 \mu \text{A}$  peak positive and  $39 \mu \text{A}$  peak negative dynamic output current for a 300 pF load. In sub-threshold the total op-amp's quiescent current is  $I_{totQsubTh} = 2.5 \mu \text{A}$ . Thus, it has a dynamic current efficiency  $CE_{Dyn} = I_{outCL}/I_{totQsubTh} = 16$  and a static current efficiency  $CE_{Dyn} = I_{outCL}/I_{totQsubTh} = 16$  and a static current efficiency  $CE_{Stat} = I_{outMAXRL}/I_{totQsubTh} = 17$ .

The total power dissipation of the op-amp in sub-threshold is  $3\mu$ W. Fig. 23 shows the frequency response of the proposed op-amp in VF configuration for different capacitive and resistive loading conditions. From this frequency response, it can be asserted that, as expected, the proposed op-amp has higher bandwidth and can also drive a wide range of capacitive loads ( $C_L = 5 \text{pF-}300 \text{pF}$ ) and resistive loads down to  $7 \text{k} \Omega$  in subthreshold. Table 6 summarizes the simulation results for Conv-A, Free-AB, and proposed op-amps in strong inversion (SI) and sub-threshold (ST).

#### **IV. EXPERIMENTAL RESULTS**

A test chip prototype including the proposed, Conv-A, and Free-AB op-amps with  $C_C=5.5 \mathrm{pF}$ ,  $C_{BAT}=2 \mathrm{pF}$ ,  $R_C=8.5 \mathrm{k}\Omega$ , and  $R_{Large}=200 \mathrm{k}\Omega$  was fabricated in 130nm CMOS process technology. The circuits were tested with  $\pm 0.6 \mathrm{V}$  supply voltage and bias current  $I_B=15 \mu\mathrm{A}$ . For testing purposes, all op-amps are configured in unity gain configuration as voltage followers. They were tested with two resistive loads ( $R_L=1 \mathrm{k}\Omega$  and  $R_L=250 \Omega$ ) in parallel with a 300pF load capacitor  $C_L$ . Fig. 24-26 show the experimental responses of the Conv-A, Free-AB, and proposed op-amps to a 100kHz  $\pm 600 \mathrm{mV}$  (rail to rail) triangular input signal with a  $1 \mathrm{k}\Omega$  load in parallel with a 300pF load capacitance. These are used to verify their input common-mode range.

Fig. 24 shows that the Conv-A op-amp has common mode input voltage range (CMIVR) from -40mV to 400mV. The lower value is determined by the quiescent current of the output branch. This value corresponds to a  $40\mu\text{A}$  maximum negative output current on the  $1\text{k}\Omega$  load resistor. The upper value is determined by the supply minus the drain-source saturation voltage of the PMOS output transistor. Fig. 25 shows that the Free-AB op-amp has CMIVR from -240mV to 440mV. The lower value (-240mV) indicates that the Free-AB op-amp initially can provide  $-240\mu\text{A}$  maximum negative output




TABLE 7. Summary of measurement results and performance comparison.

Parameter (units)	Proposed	[2] 2019	[16] 2016	[17] 2016	[18] 2015	[19]Fig.2 2014	[20] 2018	[21] 2019	[15] 2017
Inversion level	SI	SI	SI	SBT	SI	SI	SI	SI	SI
CMOS process (µm)	0.13	0.13	0.18	0.18	0.18	NA	0.18	0.18	0.18
Supply voltage (V)	± 0.6	± 0.6	1.8	0.7	±1.65	3.3	±0.9	1.8	±0.9
Capacitive load (pF)	300	50	200	20	20	30	25	5	23
Resistive Load(Ω)	1M/250	-	-	-	-	-	-	1k	-
SR(V/μs)	5.4	34	74.1	2.8	42	22	28	13.25	23.33
OC gain (dB)	87.8 @R <sub>L</sub> =1M	83	72	57.5	82	68	90.8	105.5	67
PM (°)	54 @R <sub>L</sub> =1M	62	50	60	NA	73	58.4	53	84
f <sub>u</sub> (MHz)	10	63	86.5	3	NA	21.8	12.5	231.7	0.57
CMRR @DC (dB)	92	158	NA	19	85	75	68	-	-
PSRR+ @DC (dB)	86	67	NA	52.1	95	78	64	-	-
PSRR-@DC (dB)	90	50	NA	66.4	83	75	66	-	-
$I_{\text{outmax}}$ to $R_{\text{L=250}\Omega}^+$ $(\mu A)$	1440	-	-	-	-	-	-	1200	-
$I_{\text{outmax}}$ to $R_{\text{L=250}\Omega}^ (\mu A)$	1000	-	-	-	-	-	-	-	-
$I_{totQ}(\mu A)$	105	158	6611	36.3	82	418	43	472	8.2
Power (µW)	126	190	11900	25.4	270	1380	80	850	14.5
Area (mm <sup>2</sup> )	.025	.02	.07	.02	.02	.03	.021	0.45	0.03
Equivalent Input noise (nV/√Hz)	20 @ 1M	25@ 1M	0.8@0.1 M	100@1 M	-	-	27	194,224( @1Hz - 100MHz)	-
FOM <sub>CEDyn</sub> (V.pF/ μs.μW)	12.8	9	1.25	2.2	3.2	0.47	8.8	.078	37
FOM <sub>SS</sub> (MHz.pF/ µW)	23.81	17	1.45	2.36	NA	0.47	3.9	1.4	0.9
FOM <sub>CEStat</sub> (μΑ/μW)	8	-	-	-	-	-	-	1.4	-
AFOM <sub>CEDyn</sub> (V.pF)/ us.µW.mm²	514	447	18	110	155	16	419	0.17	1233
AFOM <sub>SS</sub> (MHz.pF)/ (µW.mm <sup>2</sup> )	952	828	21	118	NA	16	186	3	30

current. It can maintain this current only for a period of approximately three time-constants  $\tau_{const} = R_{Large}C_{BAT}$ . In this design  $\tau_{const} = 0.4\mu s$ . Hence the Free-AB op-amp can provide a relatively large output current only for approximately  $1.2\mu s$ . Fig. 26 shows that the proposed op-amp has

CMIVR from -300mV to 400mV. In this case, the lower value of the output is limited by the differential pair's headroom and not by the op-amp's maximum negative output current. The input differential pair's headroom  $HR_{DP}$  (where  $HR_{DP} = V_{GS} + V_{DSsat}$ ) limits the common mode input range



**FIGURE 20.** Transient response of the proposed op-amp in sub-threshold for  $C_L=300pF$  in parallel with  $R_L=1M\Omega$  and  $7k\Omega$  to a 5kHz input pulse.




FIGURE 21. Output current of the proposed op-amp in sub-threshold for  $C_L=300pF\mid\mid R_L=1M\Omega.$ 

and prevents the input/output voltage in VF configuration to take values below -300 mV. This happens as the input differential pair turns off for values lower than  $V_{SS}+HR_{DP}$ . Fig. 27 shows the experimental frequency response of all the op-amps in VF configuration for  $R_L = 250 \Omega || C_L = 300 \text{pF}$  load. The proposed, Free-AB, and Conv-A op-amps have a BW of 9MHz, 4.19MHz, and 1.9MHz. It can be seen that the proposed op-amp has essentially enhanced bandwidth (factor 4.7 higher than the conventional) which is in agreement with simulations.

Figs. 28-30 shows the transient responses of the Conv-A, Free-AB, and the proposed op-amp for a 100kHz 650mV<sub>pp</sub>




FIGURE 22. Output current of the proposed op-amp in sub-threshold for  $C_L=300pF$  in parallel with  $R_L=7k\Omega$ .




FIGURE 23. Frequency Response of the proposed op-amp in VF configuration in subthreshold.




FIGURE 24. Experimental transient response of Conv-A op-amp for 100 kHz rail-to-rail triangular input signal for  $R_L=1k\Omega\mid\mid C_L=300pF$ 

amplitude input pulse input with a  $250\Omega$  resistive load in parallel with a 300 pF load capacitance. The Conv-A and Free-AB op-amps reach similar maximum positive values of +340 mV due to the gain error and not due to current limitations. The maximum negative voltage of Conv-A op-amp can






FIGURE 25. Experimental transient response of Free-AB op-amp to a rail-to-rail 100kHz triangular input signal for R  $_L=1k\Omega\mid\mid C_L=300pF$  load.




FIGURE 26. Experimental transient response of proposed op-amp for rail-to-rail 100kHz triangular input pulse for  $R_L=1k\Omega\mid\mid C_L=300pF$  load.




FIGURE 27. Frequency response of Conv-A, Free-AB, and proposed op-amp in VF configuration for R<sub>L</sub> = 250 $\Omega$  || C<sub>L</sub> = 300pF.

reach up to -11mV due to its current limitation in negative direction. The value of the corresponding  $I_{outMAX} = -44\mu\text{A}$ , which is close to  $I_{MOutQ}$ . For negative voltages, the Free-AB shows both gain error and current limitation (after it settles). However, the proposed op-amp can achieve -250mV in the negative direction that corresponds to a -1mA load current. Fig. 31 shows the micrograph of the Conv-A op-amp. It consumes  $0.013\text{mm}^2\text{Si}$  area. Fig. 32 shows the micrograph of Free-AB op-amp which occupies  $0.027\text{ mm}^2$ . The proposed op-amp takes  $0.025\text{ mm}^2\text{Si}$  area. Its micrograph is given




FIGURE 28. Experimental transient response of the Conv-A op-amp for  $R_L=250\Omega~||~C_L=300pF$  with 100kHz input pulse.




FIGURE 29. Experimental transient response of the Free- op-amp for  $R_L=250\Omega~||~C_L=300 pF$  with 100kHz input pulse.




FIGURE 30. Experimental transient response of the proposed op-amp for  $R_L=250\Omega~||~C_L=300 pF$  with 100kHz input pulse.

in Fig. 33. The proposed op-amp has a DC offset voltage of 0.5mV.

Table 7 shows a comprehensive comparison of the proposed op-amp with state-of-the-art op-amps. The proposed op-amp has the highest  $FOM_{SS}$ .

Though [15] has the highest  $FOM_{CEDyn}$ , its  $FOM_{SS}$  is 26 times lower than the  $FOM_{SS}$  of the proposed op-amp. Additionally, the circuit in [15] does not mention its resistive load driving capability  $FOM_{CEStat}$ . The proposed op-amp has a  $FOM_{CEStat}$  of 8. Thus, from the experimental results, it can be asserted that the proposed op-amp has enhanced






FIGURE 31. Micrograph of the Conv-A op-amp.




FIGURE 32. Micrograph of the Free-AB op-amp.




FIGURE 33. Micrograph of the proposed-AB op-amp.

bandwidth, and it is very efficient in driving a wide range of resistive and capacitive loads.

#### **V. CONCLUSION**

The proposed op-amp using a telescopic input stage, conventional Miller compensation, and a simple auxiliary amplifier that takes only moderate additional power dissipation (15%), can drive a wide range of resistive and capacitive loads with acceptable phase margin, greatly enhanced bandwidth, and high current efficiency. Experimental and simulation results verify these characteristics. The proposed op-amp is robust against process, temperature, and supply variations.

#### **REFERENCES**

 J. Ramirez-Angulo, R. G. Carvajal, J. A. Galan, and A. Lopez-Martin, "A free but efficient low-voltage class-AB two-stage operational amplifier," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 7, pp. 568–571, Jul. 2006.

- [2] A. Paul, J. Ramirez-Angulo, A. J. Lopez-Martin, R. G. Carvajal, and J. M. Rocha-Perez, "Pseudo-three-stage Miller Op-amp with enhanced small-signal and large-signal performance," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 10, pp. 2246–2259, Oct. 2019.
- [3] J. Ramirez-Angulo, A. J. Lopez-Martin, R. G. Carvajal, and F. MunozChavero, "Very low-voltage analog signal processing based on quasi-floating gate transistors," *IEEE J. Solid-State Circuits*, vol. 39, no. 3, pp. 434–442, Mar. 2004.
- [4] A. Torralba, R. G. Carvajal, J. Ramirez-Angulo, J. Tombs, and T. Galan, "Class AB output stages for low voltage CMOS opamps with accurate quiescent current control by means of dynamic biasing," in *Proc. 8th IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, vol. 2, Sep. 2001, pp. 967–970.
- [5] T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5-/µ/A rail-to-rail CMOS operational amplifier," *IEEE J. Solid-State Circuits*, vol. 37, no. 3, pp. 286–292, Mar. 2002.
- [6] W. Aloisi, G. Giustolisi, and G. Palumbo, "1V CMOS output stage with excellent linearity," *IEE Electron. Lett.*, vol. 38, no. 22, pp. 1299–1300, Oct. 2002
- [7] D. M. Monticelli, "A quad CMOS single-supply op amp with rail-to-rail output swing," *IEEE J. Solid-State Circuits*, vol. 21, no. 6, pp. 1026–1034, Dec. 1986.
- [8] K.-J. De Langen and J. H. Huijsing, "Compact low-voltage power-efficient operational amplifier cells for VLSI," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1482–1496, Oct. 1998.
- [9] R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing (Filters: Design Manufacturing and Applications). Hoboken, NJ, USA: Wiley, 1986.
- [10] J. Ramirez-Angulo, "A novel slew-rate enhancement technique for one-stage operational amplifiers," in *Proc. 39th Midwest Symp. Circuits Syst.*, vol. 1, Aug. 1996, pp. 7–10.
- [11] J. A. Galan, A. J. Lpez-Martn, R. G. Carvajal, J. Ramrez-Angulo, and C. Rubia-Marcos, "Super class-AB OTAs with adaptive biasing and dynamic output current scaling," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 3, pp. 449–457, Mar. 2007.
- [12] F. You, S. H. K. Embabi, and E. Sanchez-Sinencio, "Low-voltage class AB buffers with quiescent current control," *IEEE J. Solid-State Circuits*, vol. 33, no. 6, pp. 915–920, Jun. 1998.
- [13] H. Aminzadeh and A. Dashti, "Hybrid cascode compensation with current amplifiers for nano-scale three-stage amplifiers driving heavy capacitive loads," *Anal. Integr. Circuits Signal Process.*, vol. 83, no. 3, pp. 331–341, Jun. 2015.
- [14] M. Menon, K. Dhall, A. Gupta, and N. Chaturvedi, "Low power cascaded three stage amplifier with multipath nested miller compensation," in *Proc. Int. Conf. Recent Trends Inf., Telecommun. Comput.*, Mar. 2010, pp. 9–12.
- [15] S. Pourashraf, J. Ramirez-Angulo, A. J. Lopez-Martin, and R. Gonzalez-Carvajal, "A super class-AB OTA with high output current and no open loop gain degradation," in *Proc. IEEE 60th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2017, pp. 815–818.
- [16] S. Sutula, M. Dei, L. Teres, and F. Serra-Graells, "Variable-mirror amplifier: A new family of process-independent class-AB single-stage OTAs for low-power SC circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 8, pp. 1101–1110, Aug. 2016.
- [17] E. Cabrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba, and R. G. Carvajal, "0.7-V three-stage class-AB CMOS operational transconductance amplifier," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 11, pp. 1807–1815, Nov. 2016.
- [18] A. Roman-Loera, J. Ramire-Angulo, A. Lopez-Martin, and R. G. Carvajal, "Free class AB–AB Miller opamp with high current enhancement," *Electron. Lett.*, vol. 51, no. 3, pp. 215–217, Feb. 2015.
- [19] J. Aguado-Ruiz, A. Lopez-Martin, J. Lopez-Lemus, and J. Ramirez-Angulo, "Power efficient class AB Op-amps with high and symmetrical slew rate," *IEEE Trans. Very Large Scale Integr. (VLSI)* Syst., vol. 22, no. 4, pp. 943–947, Apr. 2014.
- [20] S. Pourashraf, J. Ramirez-Angulo, A. J. Lopez-Martin, and R. Gonzalez-Carvajal, "A highly efficient composite class-AB-AB Miller Op-amp with high gain and stable from 15 pF up to very large capacitive loads," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 10, pp. 2061–2072, Oct. 2018.
- [21] P.-Y. Kuo and S.-D. Tsai, "An enhanced scheme of multi-stage amplifier with high-speed high-gain blocks and recycling frequency cascode circuitry to improve gain-bandwidth and slew rate," *IEEE Access*, vol. 7, pp. 130820–130829, 2019.





ANINDITA PAUL (Member, IEEE) was born in Chinsurah, India. She received the M.S.E.E. degree in VLSI design from the Institute of Radio Physics and Electronics, University of Calcutta, and the Ph.D. degree in electrical engineering from the Klipsch School of Electrical Engineering, NMSU. She worked as a Visiting Assistant Professor with the Department of Electrical and Computer Engineering, Manhattan College, New York, in Fall 2020. She is currently working as an Assis-

tant Professor with the Rayen School of Engineering, Youngstown State University, Youngstown, OH, USA. Her research interest includes low-voltage low-power analog integrated circuit design. She was a recipient of the Graduate Assistant Award for Academic and Research Achievement from the College of Engineering, NMSU, in 2019.



ANTONIO J. LÓPEZ-MARTÍN (Senior Member, IEEE) received the M.S. and Ph.D. degrees (Hons.) from the Public University of Navarra, Pamplona, Spain, in 1995 and 1999, respectively. He was a Visiting Professor with New Mexico State University, USA. He is currently a Professor with the Public University of Navarra. He has authored or coauthored over 400 technical contributions in books, journals, and conferences. He holds six international patents. His current

research interests include wireless transceivers and sensor interfaces with emphasis on low-voltage low-power implementations. He was a recipient of the Talgo Technological Innovation Award, in 2012, the Caja Navarra Research Award, in 2007, the Young Investigator Award from the Completeness University of Madrid, in 2006, the 2005 IEEE Transactions on Education Best Paper Award, and the European Center of Industry and Innovation Award, in 2004, for excellence in the transfer of research results to industry. He was an Associate Editor of the IEEE Transactions on Circuits and Systems—II: Express Briefs, from 2006 to 2007, and the IEEE Transaction on Circuits and Systems—II: Regular Papers, from 2008 to 2009.



JAIME RAMÍREZ-ANGULO (Life Fellow, IEEE) received the B.Sc. and M.S.E.E. degrees from the National Polytechnic Institute, Mexico City, Mexico, in 1974 and 1976, respectively, and the Ph.D. degree from the University of Stuttgart, Germany, in 1982. He was a Professor with the National Institute for Astrophysics Optics and Electronics, Mexico, and Texas A&M University, College Station, TX, USA. He is currently a Distinguished Award Professor with the Klipsch School of Elec-

trical and Computer Engineering, New Mexico State University, USA. His current research interests include various aspects of design and test of analog and mixed-signal very large-scale integrated circuits.



**RAMON GONZALEZ CARVAJAL** (Fellow, IEEE) received the M.Sc. degree in electrical engineering and the Ph.D. degree (Hons.) from the University of Seville, Seville, in 1995 and 1999, respectively. He joined the Department of Electronic Engineering, School of Engineering, University of Seville, as an Associate Professor in 1996, where he became a Professor in 2002. He joined the Klipsch School of Electrical Engineering, USA, in 1999. He has authored or coauthored over 60 articles

in international journals. He has authored and 200 papers in international conferences. His current research interests include low-voltage low-power analog circuit design, A/D and D/A conversion, and analog and mixed-signal processing.



ALEJANDRO DÍAZ SÁNCHEZ (Member, IEEE) received the B.E. degree from the Madero Technical Institute, México, the M.Sc. degree from the National Institute for Astrophysics, Optics, and Electronics, (INAOE), México, and the Ph.D. degree in electrical engineering from New Mexico State University at Las Cruces, Las Cruces, NM, USA. He is currently working as a Full Professor with the National Institute for Astrophysics, Optics, and Electronics, Tonantzintla, Mexico. His

research interests include analog, mixed-signal and digital integrated circuits, high-performance computer architectures, and signal processing.



FRANK X. LI (Member, IEEE) received the B.S. degree in electrical engineering from The Ohio State University, in 1996, the master's degree from Youngstown State University, in 1999, and the Ph.D. degree from Case Western Reserve University, in 2005. He joined the Department of Electrical and Computer Engineering, Youngstown State University, as an Assistant Professor, in August, 2006, after serving ferrous and non-ferrous metal industry for 11 years. He advanced in academic

rank to an Associate Professor and a Professor, in 2011 and 2016, respectively. He is currently working as the Acting Chair of the Rayen School of Engineering, YSU. His current research interests include autonomous power conversion, software engineering, RF engineering, wireless networks, VLSI, and applied magnetic fields.

VOLUME 9, 2021 69797

. .