Perfil del autor: Río Fernández, Rocío del
Datos institucionales
| Nombre | Río Fernández, Rocío del |
| Departamento | Electrónica y Electromagnetismo |
| Área de conocimiento | Electrónica |
| Categoría profesional | Profesora Titular de Universidad |
| Correo electrónico | Solicitar |
 |
|
Estadísticas
-
Nº publicaciones
68
-
Nº visitas
6266
-
Nº descargas
8051
| Publicaciones |
|---|
| Trabajo Fin de Máster |
| Trabajo Fin de Máster |
Trabajo Fin de Grado
 A study on fundamental physical limitations of CMOS technologies
(2019)
In this work the problem of power dissipation for nano-CMOS technologies is addressed. The main focus is to analyze the ... |
Artículo
 Characterization-Based Modeling of Retriggering and Afterpulsing for Passively Quenched CMOS SPADs
(Institute of Electrical and Electronics Engineers, 2019)
The current trend in the design of systems based on CMOS SPADs is to adopt smaller technological nodes, allowing the ... |
Trabajo Fin de Grado
Análisis de circuitos analógicos para efectos en guitarra eléctrica
(2019)
La aparición de efectos de sonido para instrumentos musicales basados en circuitos electrónicos supuso en su día un aire ... |
Ponencia
Live Demonstration: Low-Power Low-CostCyber-Physical System for Bird Monitoring
(IEEE, 2018)
This live demonstration showcases a cyber-physical system tailored for inexpensive remote bird monitoring. A comprehensive ... |
Artículo
Gaussian Pyramid: Comparative Analysis of Hardware Architectures
(Institute of Electrical and Electronics Engineers, 2017)
This paper addresses a comparison of architectures for the hardware implementation of Gaussian image pyramids. Main ... |
Ponencia
Design of a power-efficient widely-programmable Gm-LC band-pass sigma-delta modulator for SDR
(Institute of Electrical and Electronics Engineers, 2016)
This paper presents the design and implementation of a fourth-order band-pass continuous-time modulator intended for ... |
Capítulo de Libro
Image Feature Extraction Acceleration
(Springer, 2016)
Image feature extraction is instrumental for most of the best-performing algorithms in computer vision. However, it is ... |
Ponencia
Effects of capacitors non-idealities in un-even split-capacitor array SAR ADCs
(Institute of Electrical and Electronics Engineers, 2016)
This paper studies the effects of capacitors non-idealities in the performance of un-even split-capacitor SAR ADCs. Also, ... |
Patente
Hardware para cómputo de la imagen integral
(Oficina Española de Patentes y Marcas , 2015)
La presente invención, según se expresa en el enunciado de esta memoria descriptiva, consiste en hardware de señal mixta ... |
Ponencia
Real-time single-exposure ROI-driven HDR adaptation based on focal-plane reconfiguration
(Society of Photo-Optical Instrumentation Engineers, 2015)
This paper describes a prototype smart imager capable of adjusting the photo-integration time of multiple regions of ... |
Artículo
Bottom-up performance analysis of focal-plane mixed-signal hardware for Viola–Jones early vision tasks
(John Wiley & Sons, 2015)
Focal-plane mixed-signal arrays have traditionally been designed according to the general claim that moderate accuracy in ... |
Artículo
High dynamic range adaptation for ROI tracking based on reconfigurable concurrent dual-sensing
(Institution of Civil Engineers (Great Britain), 2014)
A single-exposure technique to extend the dynamic range of vision sensors is presented. It is particularly suitable for ... |
Ponencia
A QVGA Vision Sensor with Multi-functional Pixels for Focal-Plane Programmable Obfuscation
(Institute of Electrical and Electronics Engineers, 2014)
Privacy awareness constitutes a critical aspect for smart camera networks. An ideal awless protection of sensitive information ... |
Artículo
Smart imaging for power-efficient extraction of Viola-Jones local descriptors
(Society of Photo-Optical Instrumentation Engineers, 2014)
In computer vision, local descriptors permit to summarize relevant visual cues through feature vectors. These vectors ... |
Ponencia
Demo: A Prototype Vision Sensor for Real-time Focal-plane Obfuscation through Tunable Pixelation
(Institute of Electrical and Electronics Engineers, 2014)
Privacy concerns are hindering the introduction of smart camera networks in prospective application scenarios like retail ... |
Ponencia
5×5 SPAD matrices for the study of the trade-offs between fill factor, dark count rate and crosstalk in the design of CMOS image sensors
(Institute of Electrical and Electronics Engineers, 2014)
CMOS Single Photon Avalanche Diodes (SPADs) are a dedicated type of photodetectors that are attracting increasing interest. ... |
Artículo
Focal-plane sensing-processing: a power-efficient approach for the implementation of privacy-aware networked visual sensors
(MDPI, 2014)
The capture, processing and distribution of visual information is one of the major challenges for the paradigm of the ... |
Ponencia
CMOS SPADs selection, modeling and characterization towards image sensors implementation
(Institute of Electrical and Electronics Engineers, 2012)
The selection, modeling and characterization of Single Photon Avalanche Diodes (SPADs) are presented. Working with the ... |
| Ponencia |
Artículo
Resonation-based hybrid continuous-time/discrete-time cascade ΣΔ modulators: application to 4G wireless telecom
(Society of Photo-Optical Instrumentation Engineers, 2009)
This paper presents innovative architectures of hybrid Continuous-Time/Discrete-Time (CT/DT) cascade ΣΔ Modulators (ΣΔMs) ... |
Ponencia
A new reconfigurable cascade ΣΔ modulator architecture with inter-stage resonation and no digital cancellation logic
(2009)
This paper presents a new two-stage cascade ΣΔ modula- tor architecture that uses inter-stage resonation to increase its ... |
Artículo
Resonation-based cascade ΣΔ modulator for broadband low-voltage A/D conversion
(Institute of Electrical and Electronics Engineers, 2008)
cascades while presenting very relaxed output swing requirements and, subsequently, high robustness to non-linearities of ... |
Ponencia
La simulación eléctrica en el trabajo académicamente dirigido como vehículo docente para la enseñanza de la electrónica
(2008)
La Electrónica es una disciplina versátil en cuanto a las metodologías y técnicas docentes que pueden emplearse. Frente a ... |
Ponencia
A novel low-voltage reconfigurable ΣΔ modulator for 4G wireless receivers
(2008)
This paper presents a new adaptable cascade ΣΔ modulator architecture fo r low-voltage multi-stan- dard applications. It ... |
Ponencia
Design of a 130-nm CMOS Reconfigurable Cascade ΣΔ Modulator for GSM/UMTS/Bluetooth
(Institute of Electrical and Electronics Engineers, 2007)
This paper reports a 130-nm CMOS programmable cascade ΣΔ modulator for multistandard wireless terminals, covering three ... |
Artículo
Novel topologies of cascade ΣΔ modulators for low-voltage wideband applications
(2007)
This work presents two novel topologies of cascade ΣΔ modulators with unity signal transfer function that ... |
Ponencia
Resonation-based Cascade ΣΔ Modulators for High-Linearity Broadband A/D Conversion
(2007)
This paper presents two new architectures of cascade ΣΔ modulators that, based on the use of resonation, allow to increase ... |
Artículo
Cascade ΣΔ modulator for low-voltage wideband applications
(Institute of Electrical and Electronics Engineers, 2007)
A new cascade ΣΔ modulator architecture with unity signal transfer function is presented, which avoids the need for digital ... |
Ponencia
Reconfiguration of Cascade ΣΔ Modulators for Multistandard GSM/Bluetooth/UIMTS/WLAN Transceivers
(Institute of Electrical and Electronics Engineers, 2006)
This paper presents design considerations for cascade Sigma-Delta Modulators (ΣΔMs) included in multi-standard wireless ... |
Ponencia
Design Considerations for Multistandard Cascade ΣΔ Modulators
(2005)
This paper discusses design considerations for cascade Sigma-Delta Modulators (ΣΔMs) included in multistandard wireless ... |
Artículo
A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-selta modulator for low-power high-linearity automotive aensor ASICs
(Institute of Electrical and Electronics Engineers, 2005)
This paper describes a 0.35-μm CMOS chopper-stabilized switched-capacitor 2-1 cascade ΣΔ modulator for automotive sensor ... |
Ponencia
A 0.13μm CMOS current steering D/A converter for PLC and VDSL applications
(2005)
This paper describes the design of a 12-bit 80MS/s Digital-to-Analog converter implemented in a 0.13μm CMOS logic technology. ... |
Artículo
High-level synthesis of switched-capacitor, switched-current and continuous-time ΣΔ modulators using SIMULINK-based time-domain behavioral models
(Institute of Electrical and Electronics Engineers, 2005)
This paper presents a high-level synthesis tool for ΣΔ Modulators (ΣΔMs) that combines an accurate SIMULINK-based time-domain ... |
Ponencia
An Embedded 12-bit 80MS/s A/D/A Interface for Power-Line Communications in 0.13μm Pure Digital CMOS Technology
(Institute of Electrical and Electronics Engineers, 2005)
This paper presents an embedded interface, comprising both A/D and D/A converters, which has been implemented in a 0.13μm ... |
Ponencia
A 0.35 μm CMOS 17-bit@40-kS/s cascade 2-1 ΣΔ modulator with programmable gain and programmable chopper stabilization
(The International Society for Optical Engineering - SPIE, 2005)
This paper describes a 0.35μm CMOS chopper-stabilized Switched-Capacitor 2-1 cascade ΣDelta; modulator for automotive ... |
Ponencia
MATLAB/SIMULINK-Based High-Level Synthesis of Discrete-Time and Continuous-Time Sigma-Delta Modulators
(Institute of Electrical and Electronics Engineers, 2004)
This paper describes a tool that combines an accurate SIMULINK-based time-domain behavioural simulator with a statistical ... |
Ponencia
A 0.35μm CMOS 17-bit@40kS/s Sensor A/D Interface Based on a Programmable-Gain Cascade 2-1 ΣΔ Modulator
(Institute of Electrical and Electronics Engineers, 2004)
This paper describes the design and electrical implementation of an A/D interface for sensor applications realized in a ... |
Ponencia
An Optimization-based Tool for the High-Level Synthesis of Discrete-time and continuous-Time Sigma-Delta Modulators in the MATLAB/SIMULINK Environment
(Institute of Electrical and Electronics Engineers, 2004)
This paper presents a MATLAB toolbox for the automated high-level sizing of ΣΔ Modulators (ΣΔMs) based on the combination ... |
Artículo
Highly Linear 2,5-V CMOS ΣΔ Modulator for ADSL+
(Institute of Electrical and Electronics Engineers, 2004)
We present a 90-dB spurious-free dynamic range sigma–delta modulator (ΣΔM) for asymmetric digital subscriber line applications ... |
Tesis Doctoral
Convertidores A/D sigma delta de altas prestaciones en tecnologías CMOS submicrométricas
(2004)
El trabajo desarrollado en esta Tesis pretende demostrar la viabilidad de implementar de forma robusta convertidores ... |
Artículo
Analysis of error mechanisms in switched-current Sigma-Delta modulators
(Springer, 2004)
This paper presents a systematic analysis of the major switched-current (SI) errors and their influence on the performance ... |
Ponencia
Design Considerations for an Automotive Sensor Interface Sigma-Delta Modulator
(Institute of Electrical and Electronics Engineers, 2003)
The Sigma-Delta Modulator presented in this paper contains a programmable-gain input inferface to accommodate the output ... |
Ponencia
Expandible high-order cascade ya modulator with constant, reduced systematic loss of resolution
(Institute of Electrical and Electronics Engineers, 2003)
An arbitrary order sigma-delta modulator cascude architecture is presented with only I-bit loss of resolution due to scaling ... |
Ponencia
A SIMULINK-based approach for fast and precise simulation of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators
(Institute of Electrical and Electronics Engineers, 2003)
This paper describes how to extend the capabilities of SIMULINK for the time-domain simulation of /spl Sigma//spl Delta/ ... |
Ponencia
A ΣΔ modulator for a programmable-gain, low-power, high-linearity automotive sensor interface
(The International Society for Optical Engineering - SPIE, 2003)
This paper describes the design and electrical implementation of a 0.35μm CMOS 17-bit≰0kS/s Sigma-Delta Modulator (ΣΔM) ... |
Ponencia
A 2.5-V CMOS Wideband Sigma-Delta Modulator
(Institute of Electrical and Electronics Engineers, 2003)
A high-performance Sigma-Delta modulator for wireline communication applications is presenfed It employs a 4th-order cascade ... |
Capítulo de Libro
BandPass Sigma-Delta Analog-to-Digital Converters
(Springer, 2003)
The principle of ΣΔ Modulation (ΣΔM) is extended in BPΣΔMs to bandpass signals, especially but not only, with a narrow ... |
Ponencia
A 2.5-V ΣΔ modulator in 0.25-um CMOS for ADSL
(Institute of Electrical and Electronics Engineers, 2002)
This paper presents a dual-quantization SC Sigma-Delta Modulator intended for A/D Conversion in ADSL applications. |
Ponencia
Analysis and Experimental Characterization of Idle Tones in 2nd-Order Bandpass Sigma-Delta Modulators - A 0.8μm CMOS Switched-Current Case Study
(Institute of Electrical and Electronics Engineers, 2001)
Ths paper analyses the tonal behaviour of the quantization noise in 2nd-order bandpass SD modulators. The analysis previously ... |
Ponencia
Effect of Non-Linear Settling Error on The Harmonic Distortion of Fully-Differential Switched-Current BandPass Sigma-Delta Modulators
(Institute of Electrical and Electronics Engineers, 2001)
This paper presents a detailed study of the effect of the non-linear settling on the harmonic distortion of BandPass SD ... |
Ponencia
Analysis and Modeling of the Non-Linear Sampling Process in Switched-Current Circuits - Application to Bandpass Sigma-Delta Modulators
(2001)
This paper presents a precise model for the transient behaviour of Fully Differential (FD) SwItched-current (SI) memory ... |
Ponencia
High-performance ΣΔ ADC for ADSL applications in 0.35μm CMOS digital technology
(Institute of Electrical and Electronics Engineers, 2001)
We present a ΣΔ modulator designed for ADSL applications in a 0.3Sμm CMOS pure digital technology. It employs a 4th-order ... |
Ponencia
Study of Non-Linear S/H Operation in Switched-Current Circuits Using Volterra Series - Application to BandPass Sigma-Delta Modulators
(2001)
This paper analyses the transient behaviour of SwItched-current (SI) memory cells placed at the front-end of high-speed ... |
Ponencia
Top-Down Design of a xDSL 14-bit 4MSh ZA Modulator in Digital CMOS Technology
(Institute of Electrical and Electronics Engineers, 2001)
This paper describes the design of a Sigma-Delta modulator aimed for A/D conversion in xDSL applications, featuring ... |
Ponencia
Reliable analysis of settling errors in SC integrators-application to the design of high-speed /spl Sigma//spl Delta/ modulators
(Institute of Electrical and Electronics Engineers, 2000)
This paper presents a detailed study on the transient response of SC integrators which takes into account the effects of ... |
Ponencia
Experimental Characterization of IdleTones in Second-Order Bandpass ΣΔ Modulators
(2000)
This paper analyses the tonal behaviour of the quantization noise in second-order bandpass ΣΔ modulators. The analysis ... |
Ponencia
A 14-bit 4-MS/s Multi-bit Cascade Sigma-Delta Modulator in CMOS 0.35-um Digital Technology
(2000)
This paper presents a 4th-order 3-stage cascade SD modulator that achieves 14-bit dynamic range at 4MS/s using low ... |
Ponencia
High-order cascade multibit /spl Sigma//spl Delta/ modulators for xDSL applications
(Institute of Electrical and Electronics Engineers, 2000)
This paper explores the use of /spl Sigma//spl Delta/ modulators for A/D conversion in xDSL applications. Two high-order ... |
Artículo
A CMOS 0.8- µm transistor-only 1.63-MHz switched-current bandpass ΣΔ modulator for AM signal A/D conversion
(Institute of Electrical and Electronics Engineers, 2000)
This paper presents a CMOS 0.8-/spl mu/m switched-current (SI) fourth-order bandpass /spl Sigma//spl Delta/ modulator ... |
Ponencia
Reliable analysis of settling errors in SC integrators - application to high-speed low-power ΣΔ modulators design
(1999)
This paper presents a detailed study on the transient response of SC integrators taking into account the effects of amplifier ... |
Ponencia
Harmonic Distortion in Fully-Differential Switched-Current Sigma-Delta Modulators
(1999)
This paper presents a systematic analysis of the harmonic distortion in SD modulators (SDMs) implemented with fully-differential ... |
Ponencia
Non-ideal quantization noise shaping in switched-current bandpass ΣΔ modulators
(Institute of Electrical and Electronics Engineers, 1999)
This paper presents a systematic analysis of the major switched-current (SI) errors and their influence on the quantization ... |
Ponencia
Practical considerations for the design of cascade multi-bit high-frequency /spl Sigma//spl Delta/ modulators
(Institute of Electrical and Electronics Engineers, 1998)
Recommendations are given for efficient design of high-frequency /spl Sigma//spl Delta/ modulators using multi-stage ... |
Ponencia
High-order cascade multi-bit Σ∆ modulators for high-speed A/D conversion
(Universidad Carlos III, 1998)
The use of Sigma-Delta (Σ∆) modulation for analog-to-digital conversion (ADC) in the communication frequency range is ... |
Artículo
Robust high-accuracy high-speed continuous-time CMOS current comparator
(Institution of Engineering and Technology, 1997)
The authors present a CMOS current comparator which employs nonlinear negative feedback to obtain high-accuracy (down to ... |
Ponencia
A mismatch-insensitive high-accuracy high-speed continuous-time current comparator in low voltage CMOS
(Institute of Electrical and Electronics Engineers, 1997)
This paper presents a CMOS current comparator which employs nonlinear feedback to obtain high-accuracy (down to 1.5 pA) ... |