Repositorio de producción científica de la Universidad de Sevilla

Realization of non-linear templates using the CNNUC3 prototype

 

Advanced Search
 
Opened Access Realization of non-linear templates using the CNNUC3 prototype
Cites

Show item statistics
Icon
Export to
Author: Liñán Cembrano, Gustavo
Foldesy, Péter
Rodríguez Vázquez, Ángel Benito
Espejo Meana, Servando Carlos
Domínguez Castro, Rafael
Department: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Date: 2000
Published in: Proceedings of the 2000 6th IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA 2000) (2000), p 219-224
ISBN/ISSN: 0-7803-6344-2
Document type: Presentation
Abstract: Demonstrates the processing capabilities of an analog programmable array processor chipMINUS/CNNUC3-which follows the cellular neural network Universal Machine computing paradigm. Due to its very advanced features and algorithmic capabilities, this chip has been demonstrated to be able to perform not only linear templates executions, but also to be very adequate for the implementation of non-linear templates by using a decomposition method. The paper focuses on the application examples of the execution of non-linear templates with the CNNUC3 prototype. A brief description of the theoretical background is also presented in the paper.
Cite: Liñán Cembrano, G., Foldesy, P., Rodríguez Vázquez, Á.B., Espejo Meana, S.C. y Domínguez Castro, R. (2000). Realization of non-linear templates using the CNNUC3 prototype. En Proceedings of the 2000 6th IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA 2000) (219-224), Catania, Italia: Institute of Electrical and Electronics Engineers.
Size: 313.8Kb
Format: PDF

URI: https://hdl.handle.net/11441/89606

DOI: 10.1109/CNNA.2000.876848

See editor´s version

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)