Repositorio de producción científica de la Universidad de Sevilla

Fast Hardware Implementations of Static P Systems

 

Advanced Search
 
Opened Access Fast Hardware Implementations of Static P Systems
Cites
Show item statistics
Icon
Export to
Author: Quirós Carmona, Juan
Verlan, Sergey
Viejo Cortés, Julián
Millán Calderón, Alejandro
Bellido Díaz, Manuel Jesús
Department: Universidad de Sevilla. Departamento de Tecnología Electrónica
Date: 2016
Published in: Computing and Informatics, 35 (3), 687-718.
Document type: Article
Abstract: In this article we present a simulator of non-deterministic static P systems using Field Programmable Gate Array (FPGA) technology. Its major feature is a high performance, achieving a constant processing time for each transition. Our approach is based on representing all possible applications as words of some regular context-free language. Then, using formal power series it is possible to obtain the number of possibilities and select one of them following a uniform distribution, in a fair and non-deterministic way. According to these ideas, we yield an implementation whose results show an important speed-up, with a strong independence from the size of the P system.
Cite: Quirós Carmona, J., Verlan, S., Viejo Cortés, J., Millán Calderón, A. y Bellido Díaz, M.J. (2016). Fast Hardware Implementations of Static P Systems. Computing and Informatics, 35 (3), 687-718.
Size: 1.636Mb
Format: PDF

URI: https://hdl.handle.net/11441/80849

See editor´s version

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)