Repositorio de producción científica de la Universidad de Sevilla

Simulation-based High-level Synthesis of Pipeline Analog-to-Digital Converters

 

Búsqueda avanzada
 
Opened Access Simulation-based High-level Synthesis of Pipeline Analog-to-Digital Converters
Citas
Estadísticas
Icon
Exportar a
Autor: Ruiz Amaya, Jesús
Rosa Utrera, José Manuel de la
Delgado Restituto, Manuel 
Departamento: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Fecha: 2004
Publicado en: Conference on Design of Circuits and Integrated Systems (2004), p 39-44
Tipo de documento: Ponencia
Resumen: This paper presents a toolbox for the time-domain simulation and optimization-based high-level synthesis of pipeline analog-to-digital converters in MATLAB®. Behavioral models of building blocks, including their critical error mechanisms, are described and incorporated into SIMULINK® as C-compiled S-functions. This approach significantly speeds up system- level simulations while keeping high accuracy − verified with HSPICE − and interoperability of different subcircuit models. Moreover, their combined use with an efficient optimizer makes the proposed toolbox a valuable alternative for the design of broadband communication analog front-ends. As a case study, an embedded 0.13μm CMOS 12bit@80MS/s ADC for a PLC chipset is designed to show the capabilities of the presented tool.
Cita: Ruiz Amaya, J., Rosa Utrera, J.M.d.l. y Delgado Restituto, M. (2004). Simulation-based High-level Synthesis of Pipeline Analog-to-Digital Converters. En Conference on Design of Circuits and Integrated Systems, Bordeaux (Francia).
Tamaño: 585.6Kb
Formato: PDF

URI: https://hdl.handle.net/11441/80035

Salvo que se indique lo contrario, los contenidos de esta obra estan sujetos a la licencia de Creative Commons: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

Este registro aparece en las siguientes colecciones