Show simple item record

dc.creatorRosa Utrera, José Manuel de laes
dc.creatorPérez Verdú, Belénes
dc.creatorMedeiro Hidalgo, Fernandoes
dc.creatorRío Fernández, Rocío deles
dc.creatorRodríguez Vázquez, Ángel Benitoes
dc.date.accessioned2018-07-24T08:34:34Z
dc.date.available2018-07-24T08:34:34Z
dc.date.issued2004
dc.identifier.citationRosa Utrera, J.M.d.l., Pérez Verdú, B., Medeiro Hidalgo, F., Río Fernández, R.d. y Rodríguez Vázquez, Á.B. (2004). Analysis of error mechanisms in switched-current Sigma-Delta modulators. Analog Integrated Circuits and Signal Processing, 38 (2-3), 175-201.
dc.identifier.issn0925-1030es
dc.identifier.issn1573-1979es
dc.identifier.urihttps://hdl.handle.net/11441/77537
dc.description.abstractThis paper presents a systematic analysis of the major switched-current (SI) errors and their influence on the performance degradation of ΣΔ Modulators (ΣΔMs). The study is presented in a hierarchical systematic way. First, the physical mechanisms behind SI errors are explained and a precise modeling of the memory cell is derived. Based on this modeling, the analysis is extended to other circuits of higher level in the modulator hierarchy such as integrators and resonators. After that, the study is extended to the modulator level, considering two fundamental architectures: a 2nd-order LowPass ΣΔM (2nd-LPΣΔM) and a 4th-order BandPass ΣΔM (4th-BPΣΔM). The noise shaping degradation caused by the linear part of SI errors is studied in the first part of the paper. This study classifies SI non-idealities in different categories depending on how they modify the zeroes of the quantization noise transfer function. As a result, closed-form expressions are found for the degradation of the signal-to-noise ratio and for the change of the notch frequency position in the case of 4th-BPΣΔMs. The analysis is treated considering both the isolated and the cumulative effect of errors. In the second part of the paper the impact of non-linear errors on the modulator performance is investigated. Closed-form expressions are derived for the third-order harmonic distortion and the third-order intermodulation distortion at the output of the modulator as a function of the different error mechanisms. In addition to the mentioned effects, thermal noise is also considered. The most significant noise sources of SI ΣΔMs are identified and their contributions to the input equivalent noise are calculated. All these analyses have been validated by SPICE electrical simulations at the memory cell level and by time-domain behavioural simulations at the modulator level. As an experimental illustration, measurements taken from a 0.8 μm CMOS SI 4th-BPΣΔM silicon prototype validate our approach.es
dc.description.sponsorshipEuropean Union IST 2001-34283es
dc.description.sponsorshipComisión Interministerial de Ciencia y Tecnología TIC2001-0929es
dc.formatapplication/pdfes
dc.language.isoenges
dc.publisherSpringeres
dc.relation.ispartofAnalog Integrated Circuits and Signal Processing, 38 (2-3), 175-201.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.subjectAnalog-to-digital converterses
dc.subjectSigma-Delta modulatorses
dc.subjectSwitched-current circuitses
dc.titleAnalysis of error mechanisms in switched-current Sigma-Delta modulatorses
dc.typeinfo:eu-repo/semantics/articlees
dc.type.versioninfo:eu-repo/semantics/submittedVersiones
dc.rights.accessrightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Electrónica y Electromagnetismoes
dc.relation.projectIDIST 2001-34283es
dc.relation.projectIDTIC2001-0929es
dc.relation.publisherversionhttp://dx.doi.org/10.1023/B:ALOG.0000011167.24521.82es
dc.identifier.doi10.1023/B:ALOG.0000011167.24521.82es
idus.format.extent36 p.es
dc.journaltitleAnalog Integrated Circuits and Signal Processinges
dc.publication.volumen38es
dc.publication.issue2-3es
dc.publication.initialPage175es
dc.publication.endPage201es
dc.contributor.funderEuropean Union (UE)
dc.contributor.funderComisión Interministerial de Ciencia y Tecnología (CICYT). España

FilesSizeFormatViewDescription
Analysis of Error Mechanisms.pdf876.5KbIcon   [PDF] View/Open  

This item appears in the following collection(s)

Show simple item record

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Except where otherwise noted, this item's license is described as: Attribution-NonCommercial-NoDerivatives 4.0 Internacional