Repositorio de producción científica de la Universidad de Sevilla

Sorting networks implemented as νMOS circuits

 

Advanced Search
 
Opened Access Sorting networks implemented as νMOS circuits
Cites

Show item statistics
Icon
Export to
Author: Rodríguez Villegas, Esther
Quintana Toledo, José María
Avedillo de Juan, María José
Rueda Rueda, Adoración
Department: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Date: 1998
Published in: Electronics Letters, 34 (23), 2237-2238.
Document type: Article
Abstract: A new realisation for n-input sorters is presented. Resorting to the neuron-MOS (νMOS) concept and to an adequate electrical scheme, a compact and efficient implementation is obtained.
Cite: Rodríguez Villegas, E., Quintana Toledo, J.M., Avedillo de Juan, M.J. y Rueda Rueda, A. (1998). Sorting networks implemented as νMOS circuits. Electronics Letters, 34 (23), 2237-2238.
Size: 207.6Kb
Format: PDF

URI: https://hdl.handle.net/11441/76406

DOI: 10.1049/el:19981562

See editor´s version

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)