Repositorio de producción científica de la Universidad de Sevilla

Experimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chips

Opened Access Experimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chips
Estadísticas
Icon
Exportar a
Autor: Carmona Galán, Ricardo
Fernández Berni, Jorge
Rodríguez Vázquez, Ángel Benito
Departamento: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Fecha: 2016
Tipo de documento: Ponencia
Resumen: Speeding up algorithm execution can be achieved by increasing the number of processing cores working in parallel. Of course, this speedup is limited by the degree to which the algorithm can be parallelized. Equivalently, by lowering the operating frequency of the elementary processors, the algorithm can be realized in the same amount of time but with measurable power savings. An additional result of parallelization is that using a larger number of processors results in a more efficient implementation in terms of GOPS/W. We have found experimental evidence for this in the study of massively parallel array processors, mainly dedicated to image processing. Their distributed architecture reduces the energy overhead dedicated to data handling, thus resulting in a power efficient implementation.
Tamaño: 155.7Kb
Formato: PDF

URI: https://hdl.handle.net/11441/74377

Mostrar el registro completo del ítem


Esta obra está bajo una Licencia Creative Commons Atribución-NoComercial-SinDerivadas 3.0 Estados Unidos de América

Este registro aparece en las siguientes colecciones