Repositorio de producción científica de la Universidad de Sevilla

Background Digital Calibration of Comparator Offsets in Pipeline ADCs

Opened Access Background Digital Calibration of Comparator Offsets in Pipeline ADCs

Citas

buscar en

Estadísticas
Icon
Exportar a
Autor: Ginés Arteaga, Antonio José
Peralias Macias, Eduardo
Rueda Rueda, Adoración
Fecha: 2015
Publicado en: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 99-.
Tipo de documento: Artículo
Resumen: This brief presents a low-cost digital technique for background calibration of comparator offsets in pipeline analog-to-digital converters (ADCs). Thanks to calibration, comparator offset errors above half the stage least-significant bit margin in a unitary redundancy scheme are admissible, thus relaxing comparator design requirements and allowing their optimization for low-power high-speed applications and low input capacitance. The technique also makes it possible to relax design requirements of stage amplifiers within the pipeline queue, since output swing and driving capability are significantly lower. In this brief, the proposal is validated using realistic hardware-behavioral models.
Cita: Ginés Arteaga, A.J., Peralias Macias, E. y Rueda Rueda, A. (2015). Background Digital Calibration of Comparator Offsets in Pipeline ADCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 99-.
Tamaño: 436.0Kb
Formato: PDF

URI: http://hdl.handle.net/11441/64526

DOI: 10.1109/TVLSI.2014.2335233

Ver versión del editor

Mostrar el registro completo del ítem


Esta obra está bajo una Licencia Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional

Este registro aparece en las siguientes colecciones