Repositorio de producción científica de la Universidad de Sevilla

A Low-Voltage Floating-Gate MOS Biquad

 

Advanced Search
 
Opened Access A Low-Voltage Floating-Gate MOS Biquad
Cites

Show item statistics
Icon
Export to
Author: Rodríguez Villegas, Esther
Yúfera García, Alberto
Rueda Rueda, Adoración
Department: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Date: 2001
Published in: VLSI Design, 12 (3), 407-414.
Document type: Article
Abstract: A second-order gm-C filter based on the Floating-Gate MOS (FGMOS) technique is presented. It uses a new fully differential transconductor and works at 2 V of voltage supply with a full differential input linear range and a THD below 1%. Programming and tuning are performed by means of a single voltage signal. The transconductor incorporates a novel Common-Mode Feedback Circuit (CMFB) based also on FGMOS transistors.
Cite: Rodríguez Villegas, E., Yúfera García, A. y Rueda Rueda, A. (2001). A Low-Voltage Floating-Gate MOS Biquad. VLSI Design, 12 (3), 407-414.
Size: 2.010Mb
Format: PDF

URI: http://hdl.handle.net/11441/63679

DOI: 10.1155/2001/16935

See editor´s version

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)