Repositorio de producción científica de la Universidad de Sevilla

Design methodology for FPGA implementation of lattice piecewise-affine functions

 

Advanced Search
 
Opened Access Design methodology for FPGA implementation of lattice piecewise-affine functions
Cites

Show item statistics
Icon
Export to
Author: Martínez Rodríguez, Macarena Cristina
Baturone Castillo, María Iluminada
Brox Jiménez, Piedad
Department: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Date: 2011
ISBN/ISSN: 978-1-4577-1741-3
Document type: Presentation
Abstract: This paper describes a design methodology to implement on FPGAs piecewise-affine (PWA) functions based on representation methods from the lattice theory. An off-line automatic processing starts at the algorithmic formulation of the problem, obtains the parameters required by a parameterized digital architecture, and ends with the bitstream to program an FPGA. The methodology has been proven to implement PWA functions on Xilinx FPGAs. The results are compared with other approaches for FPGA implementations of PWA functions
Size: 184.6Kb
Format: PDF

URI: http://hdl.handle.net/11441/59725

DOI: http://dx.doi.org/10.1109/FPT.2011.6132696

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 InternacionalAttribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)