Repositorio de producción científica de la Universidad de Sevilla

High-order cascade multi-bit Σ∆ modulators for high-speed A/D conversion

Opened Access High-order cascade multi-bit Σ∆ modulators for high-speed A/D conversion
Estadísticas
Icon
Exportar a
Autor: Río Fernández, Rocío del
Medeiro Hidalgo, Fernando
Pérez Verdú, Belén
Rodríguez Vázquez, Ángel Benito
Departamento: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Fecha: 1998
Publicado en: Design of Circuits and Integrated Systems Conference (13ª. 1998. Madrid, España), 76-81
ISBN/ISSN: 8460683457
Tipo de documento: Ponencia
Resumen: The use of Sigma-Delta (Σ∆) modulation for analog-to-digital conversion (ADC) in the communication frequency range is evaluated. Two high-order multi-bit architectures are proposed to achieve +12-bit dynamic range at 4Msample/s Nyquist rate using very low oversampling ratio. They show very low sensitivity to the internal D-to-A conversion (DAC) error with no calibration required. Simulations show that such performance can be achieved even in presence of circuit imperfections
Tamaño: 4.300Mb
Formato: PDF

URI: http://hdl.handle.net/11441/33140

Mostrar el registro completo del ítem


Esta obra está bajo una Licencia Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional

Este registro aparece en las siguientes colecciones