Repositorio de producción científica de la Universidad de Sevilla

Implementation of a closed loop SHMPWM technique for three level converters

Opened Access Implementation of a closed loop SHMPWM technique for three level converters
Exportar a
Autor: Nápoles Luengo, Javier
Portillo Guisado, Ramón Carlos
León Galván, José Ignacio
Aguirre Echanove, Miguel Ángel
García Franquelo, Leopoldo
Departamento: Universidad de Sevilla. Departamento de Ingeniería Electrónica
Fecha: 2008
Publicado en: 34dn International Conference On Industrial Electronics, Control And Instrumentation (IECON), 3260-3265. Orlando, Florida : IEEE
Tipo de documento: Ponencia
Resumen: High power converters are built using high-voltage and high-current rated semiconductors. The commutation of these devices imply large amounts of energy per cycle leading to very low switching frequency in order to avoid a high rise on the semiconductors temperature. The consequence is high harmonic distortion generated by the converter. Grid codes requirements specify the maximum admitted harmonic distortion. The well-known selective harmonic elimination pulse width modulation (SHEPWM) technique has proved to be useful in eliminating some of the undesired harmonics without increasing the switching frequency, leaving the rest of them free. The solution to the rest of harmonics is to add bulky and expensive filters. Recently, the method named selective harmonic mitigation pulse width modulation (SHMPWM) has been introduced. The aim of this technique is to mitigate the amplitude of the undesirable harmonics, to acceptable values to meet the grid code, considering a larger number of harm...
[Ver más]
Tamaño: 1.046Mb
Formato: PDF


Mostrar el registro completo del ítem

Esta obra está bajo una Licencia Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional

Este registro aparece en las siguientes colecciones