Review of CMOS Implementations of the CNN Universal Machine-Type Visual Microprocessors

T. Roska * and A. Rodríguez-Vázquez **

* Computer & Automation Institute – Hungarian Academy of Sciences
Kende-u. 13-17, Budapest, H-1111, HUNGARY
Phone: +36 1 209 5263, Fax: +36 1 209 5264, E-mail: roska@lutra.sztaki.hu
** Instituto de Microelec\'tronica de Sevilla – CNM-CSIC
Edificio CICA-CNM, C/Tarifa s/n, 41012- Sevilla, SPAIN
Phone: +34 95 5056679, Fax: +34 95 4231832, E-mail: angel@imsc.cnm.es

ABSTRACT

While in most application areas digital processors can solve problems initially, in some fields their capabilities are very limited. A typical example is vision. Simple animals outperform super-computers in the realization of basic vision tasks. In order to overcome the limitations of these conventional systems, a fundamentally different array architecture is needed. This architecture is based on the new paradigm of analogic cellular CNN computing whose most advanced implementation is the so-called CNN universal machine (CNN-UM). Its main components are: a) parallel architecture consisting of an array of locally-connected analog processors; b) a means of storing, locally, pixel-by-pixel, the intermediate computation results, and 3) stored on-chip programmability. When implemented as a mixed-signal VLSI chip, the CNN-UM is capable of image processing at rates of trillions of operations per second with very small size and low power consumption. On the other hand, when integrating the adaptive multi-sensor array in the CNN-UM, the resulting sensor+computer array offers unprecedented capabilities. This paper reviews the latest results on CNN-UM chips and systems, and outlines the envisaged roadmap for these computers.

1. Introduction

Conventional vision machines use a CCD camera for parallel acquisition of the input image, and serial transmission of a digitized version of the input data to a separate computer. This results in huge data rates which conventional computers are not capable of analyzing in real-time. For instance, a 3-color@512x512 camera delivers about $F \times 10^{9}$ bytes/second, where $F$ is the frame rate. Conventional computers and DSPs are able to manage such a huge rate for auto-focus, image stabilization, control of the luminance/chrominance, etc. However, executing the spatial-temporal operations of image processing in real-time requires much more sophisticated digital processors. Consequently, conventional vision machines with real-time capabilities are bulky, expensive and extremely power-hungry. This is in contrast to living beings, where even very tiny and power-efficient brains can analyze complex time-varying scenes in real-time. A prototype of this way of processing is manifested at the very front-end of the human vision system — the retina [9].

This contrast between the performance of artificial and “natural” vision systems is, among other things, due to the inherent parallelism of the processing realized by the latter. Such parallelism is observed already in the retina [8]. It contains photoreceptor cells of two different types — called cones (about 6 million in the whole retina) and rods (about 120 million) — which perform a logarithmic three-color imaging for around ten decades of light intensity range. It also contains processing cells — called horizontal, bipolar, amacrine and ganglion cells — to perform non-linear spatial-temporal processing operations on the incoming flow of images through a sequence of layers. Among many other tasks, such processing serves to extract important features from the raw sensory data and, thus, to reduce the amount of information transmitted for subsequent processing [3][9].

Inspired by the efficiency of natural vision systems, universities and companies have focused their efforts on the development of new generations of devices capable of overcoming the drawbacks of traditional ones through the incorporation of distributed parallel processing, and by making this processing act concurrently with the acquisition of the signal. One possible strategy to achieve that is through flip-chip bonding of separate sensing and processing devices; another possibility is to incorporate the sensory and the processing circuitry on the same semiconductor substrate. “Silicon retinas”, “smart-pixel chips” and “focal-plane array-processors” are members of this latter class of vision chips [5][4][6]. Their development is expected to have a significant impact in quite diverse scenarios. However, industrial applications demand chips capable of flexible operation, with programmable features and standard interfacing to conventional equipment. A powerful methodological framework for a systematic development of these types of chips is using the paradigm of...
analogic cellular (CNN) computing [1] and the Cellular Universal Machine (CNN-UM) processing architecture [7]. This paper reviews recent advances on system-level and chip-level results related to CNN-UMs, and outlines the envisaged roadmap for these computers.

2. New Directions in System Implementations

Right after the first digital microprocessor was made, Intel Corporation started to sell its associated development system, a tool to educate engineers how to use and program this new device. Likewise, a visual microprocessor development system has been devised to help software engineers and product designers to learn this new device and start developing new products [10].

The new version of our visual microprocessor development system is called ALADDIN: Analogic Application Development system for Dynamic Image processing and Navigation.

The main parts of ALADDIN system are shown at Fig. 1. We consider a PC based development system with cameras, video sources and multimedia accessories. Using this system, programs for the CNN-UM can be developed and tested in a dynamical visual environment.

The next issue is offering self contained Analogic Cellular Engine Boards (ACE Boards) with stored programmability. This means that walkman size units will be available integrated with or interfaced to sensors. Once a program is developed and tested at the ALADDIN site, we can download the program and use it immediately.

When a new version of an analogic cellular visual microprocessor is developed, only a small part of the ALADDIN system will be changed, the platform hosting the chip and a small part of the interface software. All the rest is the same, hence, programming efforts and reuse of hardware and software components is maintained.

A key element of the know-how is contained in the Analogic CNN Software Library. Templates (instructions), subroutines, and programs for well defined tasks are stored and distributed. Like during 60's when the first algorithms for digital microprocessors were developed, we are witnessing a similar process these years. Soon we will edit a new version of our Library, we will call, "Recipes in Alpha", containing hundreds of software modules tested on simulators and visual microprocessors as well.

3. Chip Implementations

During the last few years several CNN chips have been designed. Particularly, those having a size larger than 10x10 and whose operation have been actually demonstrated through experimental evidence are found in [11]-[16]. The attached table presents a summary of some features associated to these chips. Speed is expressed in terms of analog operations per second. The equivalent digital multiply/add operations per second can be calculated in such a way that 10 time step is supposed in a time constant. This is a default needed when the A template is full and analog input or output values are present. This means 10 x 20=200 equivalent multiply/add operations per time constant, so that calculating with 4096 cell processors and about 280ns time constant [16], the equivalent speed is about 3 TeraOPS.

The data in this table reveals a trade-off between speed and accuracy – common to any analog integrated circuit. Out from these chips, those reported in [14] [16] have embedded distributed optical sensors; i.e. they are true focal plane array processors. On the other hand, only the latter is capable to operate with grey scale inputs and producing gray outputs, while at the same time having all functional features of CNN-UMs.

Relevant data pertaining to the chip in [16] are displayed in Fig. 2. Specially relevant are the low power consumption per unit cell and the large operation speed. This chip has also served as a vehicle to demonstrate the concept of true VLSI analog chips with robust, controlled and predictable response. From here the challenges are basically to increase the size and to improve the I/O [18]. Thus the a major next step will be the design of QCIF-resolution chip with embedded optical sensors in a 0.35μm or 0.18μm technology – a target that is scheduled to be reached during 2001.

The integration of multiple sensors per pixel within the array computer probably defines the dominant medium- and long-term scenario for CNN-UM based systems [17]. The multiple sensors should be adaptive and capture different modalities, spectra, sensitivity and dynamics. Their control parameters should be set by underlying programmed calculations made by a CNN-UM. Hence, the multi-sensor image acquisition depends, pixel by pixel, on the actual changing scene to be analyzed.

4. References


---

**Figure 1. The CNN Chip Prototyping System (CCPS)**
Table 1: Key Specifications and Functions

<table>
<thead>
<tr>
<th>Tech.</th>
<th>Design Style</th>
<th>Size #Proc.</th>
<th>Size #mm²</th>
<th>Density cells/mm²</th>
<th>Speed XPS⁻¹</th>
<th>XPS/Cell</th>
<th>XPS/mm²</th>
<th>XPS/mW</th>
<th>Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>[11]</td>
<td>CMOS 1.0µm</td>
<td>Mixed-Signal</td>
<td>32 x 32</td>
<td>70</td>
<td>31</td>
<td>0.30T</td>
<td>0.39G</td>
<td>9.3G</td>
<td>Stored-Programmable 6-7/8-bit Analog Resolution Binary Outputs</td>
</tr>
<tr>
<td>[13]</td>
<td>CMOS 0.7µm</td>
<td>Analog</td>
<td>20 x 20</td>
<td>25</td>
<td>17</td>
<td>12.5G</td>
<td>31M</td>
<td>0.52G</td>
<td>No Diagonal Interactions External-Programming 6-7/8-bit Analog Resolution Binary Outputs</td>
</tr>
<tr>
<td>[14]</td>
<td>CMOS 0.8µm</td>
<td>Mixed-Signal</td>
<td>20 x 22</td>
<td>30</td>
<td>28</td>
<td>0.13T</td>
<td>0.30G</td>
<td>8.25G</td>
<td>Stored-Programmable 6-7/8-bit Analog Resolution Binary Outputs</td>
</tr>
<tr>
<td>[12]</td>
<td>CMOS 0.5µm</td>
<td>Basically Digital</td>
<td>48 x 48</td>
<td>11.4</td>
<td>295</td>
<td>7.65T</td>
<td>3.76G</td>
<td>1.1T</td>
<td>Stored-Programmable 2/8-bit Analog Resolution Binary Inputs and Outputs</td>
</tr>
<tr>
<td>[15]</td>
<td>CMOS 0.8µm</td>
<td>Analog</td>
<td>14 x 14</td>
<td>26</td>
<td>16</td>
<td>0.37T</td>
<td>1.89G</td>
<td>31G</td>
<td>Stored-Programmable 4/8-bit Analog Resolution Analog Inputs and Outputs</td>
</tr>
<tr>
<td>[16]</td>
<td>CMOS 0.5µm</td>
<td>Mixed</td>
<td>64 x 64</td>
<td>87</td>
<td>81</td>
<td>0.40T</td>
<td>98M</td>
<td>7.93G</td>
<td>Stored-Programmable 7-8/8-bit Analog Resolution Analog Inputs and Outputs Embedded Optical Sensors Embedded Ana. and Dig. Data RAM</td>
</tr>
</tbody>
</table>

* a. XPS: Analog Operations Per Second, is an equivalent measurement indicating the number of analog arithmetic operations like addition, subtraction, multiplication and division. IPS: Instructions Per Second, is a typical measurement of a digital processor speed. Common instructions are bitwise addition, complement, shifting, etc.