On Algorithmic Rate-Coded AER Generation

Alejandro Linares-Barranco, Gabriel Jimenez-Moreno, Bernabé Linares-Barranco, and Antón Civit-Balcells

Abstract—This paper addresses the problem of converting a conventional video stream based on sequences of frames into the spike event-based representation known as the address-event-representation (AER). In this paper we concentrate on rate-coded AER. The problem is addressed as an algorithmic problem, in which different methods are proposed, implemented and tested through software algorithms. The proposed algorithms are comparatively evaluated according to different criteria. Emphasis is put on the potential of such algorithms for a) doing the frame-based to event-based representation in real time, and b) that the resulting event streams resemble as much as possible those generated naturally by rate-coded address-event VLSI chips, such as silicon AER retinas. It is found that simple and straightforward algorithms tend to have high potential for real time but produce event distributions that differ considerably from those obtained in AER VLSI chips. On the other hand, sophisticated algorithms that yield better event distributions are not efficient for real time operations. The methods based on linear-feedback-shift-register (LFSR) pseudorandom number generation is a good compromise, which is feasible for real time and yield reasonably well distributed events in time. Our software experiments, on a 1.6-GHz Pentium IV, show that at 50% AER bus load the proposed algorithms require between 0.011 and 1.14 ms per 8-bit pixel per frame. One of the proposed LFSR methods is implemented in real time hardware using a prototyping board that includes a VirtexE 300 FPGA. The demonstration hardware is capable of transforming frames of 64×64 pixels of 8-bit depth at a frame rate of 25 frames per second, producing spike events at a peak rate of \(10^7\) events per second.

I. INTRODUCTION

PRESIDENT day computer and electronic technology allows for very efficient and powerful intelligent artefacts. However, there are a number of applications in which engineers would desire a more profound understanding of how biological living brains perform cognitive human-like tasks. Biological brains are based on clumsy and slow elements called neurons, which work during a limited lifetime only. However, living brains use them with massive parallelism, under clever hierarchical structures which adapt, self-correct, circumvent component imperfections, and achieve outstanding computing performance for what we know as human-like cognitive tasks, such as driving cars, talking to people, playing football or tennis, adapting to new environments, and so on. Particularly, human vision achieves outstanding performance in tasks such as scene segmentation and analysis, shape recognition and reconstruction from occluded and distorted patterns, rapid identification of unknown shapes, etc. In conclusion, living brains overwhelmingly outperform their manmade artificial counterparts. An engineering understanding of the computational principles of biology would permit the construction of a new generation of artificial systems for human-like cognitive tasks with potential in applications such as vehicle navigation, prosthetics, pattern recognition, robotics, intelligent surveillance, and so on.

Primate brains are structured in layers of neurons, in which the neurons in a layer connect to a very large number (\(\sim 10^4\)) of neurons in the following layer [1]. Many times the connectivity includes paths between nonconsecutive layers, and even feedback connections are present. Artificial bioinspired software models based on such connectivity models have overwhelmed the specialized literature presenting many ways of performing bioinspired processing systems that outperform more conventionally engineered machines [2]–[6]. Since these models are software based, they operate at extremely low speeds, because of the massive connectivity they emulate. For real-time solutions, direct hardware implementations are required. However, hardware engineers face a very strong barrier when trying to mimic the bioinspired hierarchically layered structure: The massive connectivity. In present day, state-of-the-art very large-scale integrated (VLSI) circuit technologies it is plausible to fabricate on a single chip many thousands (even millions) of artificial neurons or simple processing cells. However, it is not viable to connect physically each of them to even a few hundreds of other neurons. The problem is greater for multichip multilayer hierarchically structured bioinspired systems. address-event-representation (AER) is an incipient bioinspired spike-based technique capable of providing a hardware solution to the interchip massive connectivity problem.

AER-based interchip communication was originally proposed by Mahowald and Sivilotti [7]–[9] to reproduce the state of a two-dimensional (2-D) array of neurons from one emitter chip onto another receiver chip, continuously and in real time. A growing community of researchers is using this scheme for bioinspired vision [10]–[16] and audition [17] systems. The scheme has been evolving in efficiency and processing power [18]–[32]. AER technology has been exploited also to implement real time convolution operations, either of fixed [12], [31] or programmable kernel shape [15], [16]. In the last few years AER has been an important mainstream line at the annual National Science Foundation (NSF) funded Telluride Neuromorphic Engineering Workshop series [33].

Let us explain briefly why AER seems so promising to this research community. Biological neurons in a layer communicate with neurons in other layers by sending trains of spikes.
The intervals between spikes are in the order of milliseconds, or more. In artificial VLSI hardware systems it is possible to have the neurons of one layer on a single chip, but it is completely impossible to connect physically each neuron in a layer on one chip to other neurons on another layer at another chip. If each chip has for example 128 x 128 neurons and we need to connect each neuron to a projective field of 10 x 10 neurons on another chip, we would require more than 1,5 x 10^6 connections. At present the most advanced chip packages have a maximum of around 200–2000 pins. However, current VLSI technologies can easily handle transition times for interchip communications in the order of nanoseconds and less [34]. This is more than a million times faster than biological neurons. AER systems exploit this feature by: 1) Time-multiplexing the high degree of connectivity using high speed interchip digital buses with a reduced number of pins; and 2) by ensuring that only information carrying neurons consume communication bandwidth.

AER allows for different signal coding schemes, as will be explained later. The most direct and original one is called rate-coding (or frequency-coding). Fig. 1 illustrates the idea behind the rate-coded AER basics. An emitter chip contains an array of cells in which each pixel shows a continuously varying time dependent state which changes with a slow time constant, in the order of milliseconds. This would be the case, for example, of a camera or retina chip where each pixel includes a photosensor. The current through the photosensor would change continuously in time with a time constant in the order of milliseconds.1 In Fig. 1, each pixel includes a local circuit that generates spikes, also called events. Each spike is of a very short duration, in the order of nanoseconds. The intervals between spikes are much larger, in the order of milliseconds or more. The density of spikes is proportional to the state or intensity of the pixel. This can be achieved by using a local oscillator which is a voltage controlled oscillator (VCO) whose frequency depends on pixel intensity. Another alternative could be to use integrate-and-fire neurons [38], [39]. Every time a pixel generates an event, it tries to communicate with the external interchip high speed bus. In the receiver chip, every time an event is received, the corresponding address is decoded and a spike is sent to the pixel located at that address. Thus the pixels with the same address in the receiver and emitter chips "see" the same sequence of spikes. The receiver pixel includes some type of integration mechanism, so that the original continuous time-varying state or intensity is recovered. This is rate- or frequency-coded AER, because pixel activity is transformed into pixel event frequency. Note that this coding scheme may be highly inefficient for conventional image transmission: Monochrome VGA resolution2 yields a peak rate of (480 x 640 pixels/frame) x (256 spikes/pixel) x (25 frames/s) x (19bit/spike) = 37 Gbit/s. However, most of the AER hardware systems reported so far in literature use this rate-coded AER [7], [8], [10]–[12], [14]–[19], [23], [27], [29], [48], [50], [51]. This is because AER systems do not usually transmit raw images, but already preprocessed images, such as edges or contrast [51] (in which 20 gray levels are satisfactory, and only a small percentage of all pixels—between 1–10%—will present appreciable contrast). This will reduce the previous full VGA peak rate by two—three orders of magnitude. Also, present day AER hardware uses image resolutions between 64 x 64 and 128 x 128 pixels at the most, thus adding another one—two order reduction in the peak rate. Thus, present day rate-coded AER hardware requires around 200 Kevents/s (2.9 Mbit/s). In general, AER is useful for multistage processing systems, in which as events are generated at the front end they travel and are processed down the whole chain (without waiting to finish processing each frame). Also, in multistage systems, information is reduced after each stage, thus reducing the event traffic. AER is definitely not advantageous for simple image transmission and restoration systems.

New findings in neuroscience have revealed that besides the historically postulated frequency coding scheme of spikes, brains exhibit other coding schemes which do not require the integration of spike trains, a relatively slow and inefficient process. Researchers have discovered that brains use space coded spike patterns to transmit information [35]–[38]. Consequently, AER can be used to generate almost simultaneous trains of space-time correlated events that code information. This is, for example, the case of motion retinae, in which a moving profile elicits a train of simultaneous events at the coordinates of the profile. Other recent findings reveal that brains use intensity to spike-time coding, in which spike-time is the delay between a global reset time and spike appearance [38]–[40]. Pixels of high intensity would appear almost instantaneously, while low intensity pixels would appear later. The global reset time could be established by the appearance of a new image, for example. This coding scheme would also produce almost instantaneous and highly space-time correlated

---

1For example, in commercial video cameras each pixel is sampled between 25–30 times per second, which is a sampling period between 33–40 ms (this rate is called frame rate). According to the sampling theorem, the pixel signal bandwidth should be less than half the sampling rate. Therefore, less than 12.5–15 Hz.

2480 x 640 pixel frames, at 25 frames per second, with 8 bits per pixel.
spike events corresponding to profiles of the most intense image pixels.

In this paper, we will concentrate on rate-coded AER, which is still the most widely reported for AER hardware systems [7], [8], [10]–[12], [14]–[19], [23], [27], [29], [48], [50], [51]. Research for non-rate-coded AER algorithmic generation is presently under development [40]–[43]. Nonetheless, the rate-coded-based algorithms analyzed in this paper do not lose the space-time correlation property of events belonging to the same simultaneous profile, as will be illustrated at the end of the paper.

A very interesting and powerful feature of AER communication is its potential for adding computations on the fly. Since pixel addresses are physically present on the interchip bus, extra digital address processing is possible. Simple combinational circuits can be inserted in the data path to perform shifting of the address space. Inserting (EE) PROMs with appropriate lookup tables would allow rotation operations or generic remappings. More complicated circuits can also be used such as microcontrollers, which, from a single address, can generate sequentially a “bubble” of addresses around it, also called a “projection field” [29]. This freezes the interchip communications while the projection field is being generated. Consequently, this approach introduces a significant delay which grows quadratically with the projection field radius. Interesting and powerful approaches for performing AER-based convolution operations have also been proposed [12], [15], [16] by developing special receiver chips which would not freeze the interchip high-speed bus.

AER not only offers the possibility of great and powerful computations while events travel between chips but also an easy way of expanding system size by assembling multichip hierarchical structures. If a neural layer is required with more neurons than those on a single chip, it is possible to arrange chips in a matrix fashion in order to assemble a layer of the required size. Also, multiple layers are directly assembled by connecting chips through the AER high speed interchip buses. Fig. 1 shows a typical AER point-to-point communication [23]. However, this scheme could be easily expanded to multireceiver [26] and multisernder situations [24]. Consequently, AER can easily evolve into a technology that offers the possibility of assembling arbitrarily complex hierarchically structured multilayered neural systems. Researchers and system developers would be able to assemble systems by using simple building blocks such as AER retina chips, convolution transceivers, competition transceivers, ... and interchip AER buses. When scaling up AER-based systems, care should be taken to guarantee that each AER bus does not require an event traffic sustain rate greater than the physical limit it allows. In practice, this is achieved by scaling down the maximum event frequency of the pixels.

However, for proper development, usage and exploitation of this AER technology a key element is still missing. This key element is a proper computer interface that would allow us to “probe” the interchip AER buses. By “probing” we mean either: 1) To visualize the 2-D images that travel from chip to chip coded as address events; or 2) to inject artificial images stored or generated by the computer into an AER interchip bus. This way, developers would be able to work on later stages of a complicated structure without having all the preceding layers ready. For example, when developing our AER convolution chips [16], the FBR-AER computer interface proved to be a crucial piece for proper testing, characterization, tuning and debugging. Such interfaces require transformations in real time between the asynchronous AER spikes and the conventional FBR (frame-based representation) video sequences of conventional video systems.

However, transforming the video stream of a conventional frame-based representation (FBR) sequence to an asynchronous event-based representation in real time is not trivial at all. On the other hand, going from asynchronous AER to synchronous FBR video is more or less straightforward: If $T_{\text{frame}}$ is the duration of a single frame, a 2-D video frame memory is reset at every time $t = nT_{\text{frame}}$, for every frame address $(x,y)$ the memory position for this address is incremented by 1; at $t = (n+1)T_{\text{frame}}$ the content of the 2-D memory is transferred to the computer screen and reset again. This is more or less how state-of-the-art AER hardware engineers visualize their AER systems outputs on computers [14].

On some occasions integrating AER receivers are built which are read out periodically as frames (FBR) [19]. On the other hand, the transformation from a conventional FBR video sequence coming from a computer (or any other conventional video device) to an asynchronous AER is much more sophisticated, especially if done in real time. Such a transformation is the purpose of the present paper. We have studied several algorithms able to perform such a task and have compared them according to different criteria. At some point the computer will interface to the physical AER bus. Consequently, if the algorithm is fast enough, the transformation from FBR to AER can be performed in software and the interfacing hardware would simply transmit the address events from inside the computer to the AER chips buses. However, as image size and event activity increases, the computational load increases quadratically, and the software transformation is impractical at some point. Under this situation, it would be desirable to implement the algorithms directly in hardware in order to speed up the transformations. Our objective in this paper is to show algorithms and techniques which can generate rate-coded AER activity in real-time using the standard PCI bus of a conventional computer. Then we will show how we have implemented one of these algorithms in real time FPGA-based hardware.

The paper is structured as follows. Section II describes several algorithms for FBR-to-AER transformations. In Section III these algorithms are evaluated comparatively according to different criteria. Finally, Section IV describes a hardware FPGA-based implementation of one of the proposed algorithms.

II. ALGORITHMS FOR RATE-CODED AER GENERATION

One can think of many software algorithms to transform a 2-D bitmap image (stored in a computer’s memory) into an AER stream of pixel addresses. Generally, the frequency of appearance of the address of a pixel should depend on the intensity of the pixel. If event frequency is much higher than the pixel signal bandwidth, then precise positioning of the events in time is not critical. Events can be time shifted up to a certain degree because AER receivers reconstruct signals by integrating (averaging) over time. If, for example, events are randomly shifted in
time with respect to their ideal exact position, then after image reconstruction (integration) the image would appear with some added noise.

The algorithms should perform a transformation from pixel activity \( p \) to pixel event frequency \( f_p \). Let us assume pixel activity is constrained to a normalized unity interval \( p \in [0, 1] \). As explained in the Appendix, we will assume some (optional) constraints throughout the paper, yields

\[
f_p = p \frac{K}{T_{\text{frame}}}
\]

where \( K = n_{\text{res}} \) is linear pixel resolution.\(^3\) Whatever algorithm is used, the idea is to generate for each video frame a vector of addresses that will be sent to an AER bus. Let us call this vector the “frame vector.” The frame vector has a fixed number of time slots to be filled with event addresses. The number of time slots depends on the time assigned to a frame (for example \( T_{\text{frame}} = 40 \text{ ms} \)) and the time required to transmit a single event (for example \( T_{\text{event}} = 10 \text{ ns} \)). The total number of time slots in the frame vector is then \( n_{\text{slots}} = T_{\text{frame}}/T_{\text{event}} \). If we have an image of \( N \times M \) pixels and each pixel has a gray-scale resolution of \( n_{\text{res}} \), then the maximum possible number of events one pixel can put on the “frame vector” is \( K = n_{\text{res}} \) (for \( p = 1 \)). In the worst case, the frame vector would be filled with \( N \times M \times K \) addresses. Note that, in principle, one would like this number to be less than or equal to \( n_{\text{slots}} \), although this restriction is not critical since the situation of having all pixels at the maximum rate is not realistic. Depending on the total intensity of the image there will be more or less empty slots in the frame vector. Each algorithm would implement a particular way of distributing these address events, and would require a certain computation time. Note that this frame vector is a very memory hungry buffer (for \( 256 \times 256 \) pixel images, with \( T_{\text{event}} = 10 \text{ ns} \) and \( T_{\text{frame}} = 40 \text{ ms} \), it requires 8 MBytes). For real-time hardware, the most attractive algorithms are those that sweep the frame vector once, slot after slot. This way it is not necessary to build this large memory frame vector buffer physically.

Next, we propose some algorithms capable of performing the transformation FBR-to-AER \(^4\) \cite{44}, \cite{45}. Then, in the following section we will explain criteria to evaluate and compare the different algorithms.

A. Scan Algorithm

Assume an image (or frame) of an FBR system is stored during a time \( T_{\text{frame}} \) in a temporary (RAM) memory. Each memory position contains an integer with values between 0 and \( K - 1 \). This algorithm scans the memory pixel by pixel many times, while a pointer sweeps the frame vector slot by slot. If the pixel value is nonzero, its address is put on the frame vector at the current frame vector pointer position. The pixel value is decremented by one, and the frame vector pointer is incremented by one. If the pixel value is zero, a blank slot is left in the frame vector. This method is computationally simple and consequently relatively fast. However, the resulting event distribution is very different from the one an AER emitter chip would produce. Particularly, events would be much more concentrated at the beginning of the frame vector, getting more and more sparse along it, and eventually the frame vector could be completely empty in the last positions.

As an illustration, Fig. 2 shows reconstructions of an image that has been transformed into different AER streams for different AER generation algorithms. The original image in Fig. 2(a) was used to generate an AER stream for the time of one frame (40 ms). Then, for each pixel (i.e., for events of equal address in the AER stream), the interevent times were averaged over the whole frame vector, and the resulting value was taken as the reconstructed value for that pixel. This value is exactly \( n_{\text{res}} / T_{\text{frame}} \) for that pixel,\(^5\) as in the ideal AER distribution. In order to illustrate the difference between an ideal AER distribution and the one generated by the algorithm, we multiply the reconstructed value by an error term\(^6\) that indicates how much the interevent intervals differ between the ideal and reconstructed distributions for a frame. In Section III we will return to these issues with precise mathematical considerations. Fig. 2(b) shows the resulting values of the pixels for the AER stream generated by the Scan Algorithm.

\(^3\)For example, for 8-bit pixel resolution \( n_{\text{res}} = 2^8 = 256 \).

\(^4\)Except for algorithms where events are deleted after a collision.

\(^5\)The error term is \( 1 + \delta_{\text{error}} \), where \( \delta_{\text{error}} \) is the average (over a frame) relative norm-1 distance between ideal and real interevent times.
B. Uniform Algorithm

The objective of this algorithm, as opposed to the previous one, is to distribute equidistantly the events of each pixel along the frame vector. A frame is scanned pixel by pixel only once. The intention is now for each pixel to distribute its events at equal distances along the frame vector. As the frame vector is being filled, the algorithm may want to place addresses in slots that are already occupied. This situation is called a collision, and one of the two events needs to be reallocated. In this case, we propose three solutions.

The Back-Forward (Uniform-BF algorithm) solution will put the event in the nearest empty slot of the frame vector. Fig. 2(c) shows the reconstructed error-modulated AER stream generated from the image in Fig. 2(a) using this algorithm.

The Forward (Uniform-F algorithm) solution will put the event in the following empty slot of the frame vector. Fig. 2(d) shows the reconstructed error-modulated AER stream generated from the image in Fig. 2(a) using this algorithm.

And the Winner-Take-All (Uniform-WTA algorithm) solution will put the event of lowest intensity in the collision position of the frame vector. The event of the other pixel of higher intensity will not be equidistant along the frame vector than for less active pixels. Fig. 2(e) shows the reconstructed error-modulated AER stream generated from the image in Fig. 2(a) using this algorithm.

Uniform-BF, Uniform-F and Uniform-WTA algorithms will introduce more distribution errors (reallocation of events) at the end of the process than at the beginning. The execution time grows considerably because the collisions consume an important amount of time to be resolved.

C. Random Algorithm

This algorithm exploits the traditional method of random number generation based on linear feedback shift registers (LFSR) [46]. LFSR-based random number generation provides a very long sequence of random numbers repeated periodically. If the shift register is of $n$-bit size, then the period will be $2^n - 1$ (number zero is excluded). All possible numbers of $n$-bit size will be generated (except zero) but none of them will be repeated during the same period. Consequently, if we make the frame vector of size $n_{\text{slots}} = 2^n$, we can use an LFSR of $n$-bit size and generate a random sequence for the frame vector positions into which events may be allocated. For example, if each frame is of size $N \times M = 128 \times 128$ and each pixel generates between 0 and $K - 1 = 255$ events per frame $n_{\text{evt}}$, then the maximum number of slots required for the frame vector would be

$$n_{\text{slots}} = K \times N \times M = 256 \times 128 \times 128 = 2^8 \times 2^7 = 2^{15}$$

(2)

and an LFSR of 22-bit size could be used. For example, Fig. 3 shows a 22-bit LFSR that would generate all $2^{22}$ numbers (except ‘0’) in a “random” order. The theory of LFSR explains how to implement the feedback logic for pseudorandomness to occur, and what is the minimum bits that need to be fed back, depending on register size [46].

The frame memory is scanned once. Then, for every $2^n$ pointer values, the $n - b$ bit LFSR is called once and the counter is called $2^b$ times. This will produce $2^b$ equally spaced pointers along the frame vector whose initial pointer is randomly placed along the first $2^b$ positions.

Fig. 4 shows, for example, an LFSR structure with a 2-bit counter for a $128 \times 128$ frame with 256 gray levels ($n_{\text{slots}} = 22$ bits). This would divide the frame vector into four sections. A random pointer would be generated for the first section and three more equally distant pointers along the whole frame vector would follow. If the number of sections is selected to be equal to the maximum possible value of $n_{\text{evt}}$ (or maximum pixel gray level $K - 1$), the event distribution for high activity pixels is acceptable, but since number zero cannot be generated, the algorithm can use this position for the first event and afterwards call the LFSR for the rest of events.

![Random-Hardware LFSR uses a full 22-bit register.](image_url)
poor for low level values (they will be always concentrated at $2^b$ distances in the frame vector). Substituting the counter by another LFSR, the distribution could be improved.

For an $N \times M = 128 \times 128 = 2^7 \times 2^7$ frame with maximum $n_{\text{ef}}$ of $K - 1 = 255 = 2^8 - 1$, an 8-bit ($\log_2(K)$) LFSR (LFSR-8) is used for selecting 255 slices of $128 \times 128$ positions, and another 14-bit ($\log_2(N) + \log_2(M)$) LFSR selects the position inside the slice. The image is scanned only once. For each pixel a 14-bit number is generated by the LFSR-14, and the LFSR-8 is called as many times as $n_{\text{ef}}$. Fig. 5 shows the LFSRs used by this random-square method. Fig. 2(g) shows the reconstructed error-modulated AER stream generated from the image in Fig. 2(a) using this algorithm.

### E. Random-Hardware Algorithm

The two previous LFSR-based methods are very attractive for a hardware implementation because of the simplicity and efficiency of the LFSR methods. However, in both cases the complete frame vector has to be generated and stored before starting the transmission. This frame vector could be extremely large for medium-to-large frame sizes and medium-to-high pixel resolutions. For example, for $N = M = 128$ and $K = 256$, the maximum number of events in the frame vector can be as large as $n_{\text{events}} = N \times M \times K = 2^{22} = 4.19 \times 10^6$, while each slot needs to store $7 + 7 = 14$ bits. Therefore, these solutions are only useful for hardware implementations that require reasonably small frame vectors. So far, the only method that does not require the physical presence of a frame vector if implemented in hardware, is the Scan Algorithm. This is because the frame vector pointer advances uniformly from start to end. For all other methods, the pointer goes back and forth. The algorithm described in what follows sweeps the frame vector pointer uniformly, but is of random nature.

This algorithm only requires memory to store the frame image to be transformed. It uses an LFSR of as many bits as necessary to generate $N \times M \times K$ numbers, as before. For example, if $N = M = 2^7 = 128$ and $K = 2^8 = 256$, then $7 + 7 + 8 = 22$ bits are needed. The 22-bit LFSR is called $2^{22}$ times, providing random numbers. For each number, a pixel is selected in the image using the $\log_2(N) + \log_2(M)$ less significant bits of the pseudorandom number. With the other $\log_2(K)$ bits, the algorithm decides if the event has to be sent or not. If the $\log_2(K)$ more significant bits represent a number larger than the value of the pixel ($n_{\text{ef}}$), then an event is sent with the $\log_2(N) + \log_2(M)$ less significant bits of the pseudorandom number as the address. In the other case, the pseudorandom number is ignored and a pause equivalent to one event is generated. Consequently, the algorithm generates the pseudorandom numbers, and decides whether or not the resulting event is sent in real time. Therefore, no frame vector is needed. Fig. 3 shows the LFSR used for this method in the case $N = M = 128$ and $K = 256$. Fig. 2(h) shows the reconstructed error-modulated AER stream generated from the image in Fig. 2(a) using this algorithm.

### F. Exhaustive Algorithm

This algorithm [44], [45] divides the frame vector into $K$ equal slices. Each slice is of size $N \times M$, so that it assigns the same position for each pixel within all slices (so far, this is like in the Random Square Algorithm, or the Random Algorithm for $2^b = K$). This algorithm assigns for the first pixel the first position in the slice, for the second pixel the second position in the slice, and so on. Consequently, it uses the same counter to sweep pixels in the frame as well as to generate the positions within the slice. The peculiar thing about this algorithm is the way it selects the slices into which the $n_{\text{ef}}$ events are put for each particular pixel. Each selected slice will have one event for the active pixel, and the selected slices will be such that they are as far apart as possible. For example, if $K = 8$ and $n_{\text{ef}} = 2$, then the maximum spacing is 4. The algorithm will put one event always in the last slice ($k = 7$) and in slice $k = 3$ ($k \in [0, 7]$). Thus, if $n_{\text{ef}}$ is constant from frame to frame, the distance will always be four slices. If $K = 8$ but $n_{\text{ef}} = 3$, the algorithm will select slices $k = 2, 5, 7$ which will give distances of 2, 2, and 1 slices. Mathematically, one needs to find out if $(K/n_{\text{ef}})n_i$ (with $n_i = 1, \ldots n_{\text{ef}}$) falls within the $k$th slot. More precisely, if

$$k < \frac{K}{n_{\text{ef}}} n_i \leq k + 1,$$  \hspace{1cm} (3)
This same condition can be expressed more elegantly as
\[(k \times n_{\text{ef}}) \mod K + n_{\text{ef}} \geq K. \quad (4)\]

The algorithm operates as follows. The frame is stored in local RAM memory, and is swept pixel by pixel \(K\) times. At the same time the frame vector pointer advances by one for each pixel, using a counter that counts up to \(N \times M \times K\). The lower \(\log_2(N) + \log_2(M)\) bits of the counter determine the position that corresponds to each pixel within the slices. This slice position is thus unique for each pixel. The higher \(\log_2(K)\) bits of the counter tell us in which frame vector slice we are. For each slice \(k \in [0, K - 1]\) and the algorithm evaluates whether or not (4) is satisfied. If it is true, an event for this pixel is put on this slice. Otherwise, the slice is skipped for this pixel. Fig. 2(j) shows the reconstructed error-modulated AER stream generated from the image in Fig. 2(a) using this algorithm.

Note that this method does not require a physical implementation of the frame vector, because frame vector positions are swept one by one, as was done by the Scan and Random-Hardware algorithms.

III. ALGORITHM EVALUATION AND COMPARISON RESULTS

In this section we compare the methods proposed above and estimate how the performance of the methods is affected by the traffic or load of events in the AER bus. To carry out this analysis we generated a set of images with random pixel values. With the assumptions and constraints that we have used in the previous section \((a = 1, \Delta n_{\text{ef}} = 1)\), an \(N \times M\) frame with all pixels at maximum value \(K - 1 = n_{\text{ef}} - 1\) would completely fill a "frame vector" of size \(n_{\text{slots}} = N \times M \times K\). In this case we say the frame has a 100% load on the AER bus. If a frame has an average pixel value of 50% then the frame vector is filled only up to 50%. The more load in the frame, the more difficult it will be for the FBR-AER algorithm to perform the transformation, yielding worse results. In order to test the previously outlined FBR-AER algorithms we generated nine different test images of different loads (10%, 20%, 30%, ..., 80%, 90%). Let us call \(q \in [0, 1]\) the load (normalized to unity) on the AER bus, and \(N_H(n_{\text{ef}})\) the number of pixels in a frame with value \(n_{\text{ef}}\). This function [see Fig. 6(a)] is precisely the histogram for the events of one frame. The area of the histogram \(\sum N_H(n_{\text{ef}})\) is equal to the total number of events \(n_{\text{ef}} T\) and satisfies
\[n_{\text{ef}} T = \sum_{n_{\text{ef}}=1}^{K-1} N_H(n_{\text{ef}}) = N \times M \times K \times q. \quad (5)\]

Using a Gaussian function with the constraint of (5) and imposing that either \(N_H(1) = 1\) or \(N_H(K - 1) = 1\), a unique Gaussian function for \(N_H(n_{\text{ef}})\) is obtained. Then, for each \(n_{\text{ef}} \in [1, K - 1], N_H(n_{\text{ef}})\), random addresses \((x, y)\) of the frame image are generated into which pixel value \(n_{\text{ef}}\) is written. Thus, a random image of load \(q\) and a Gaussian histogram are generated. Fig. 6(b) shows the nine generated images \((N = M = 128, K = 256)\). Let us call this set of nine images our Test Image Set (TIS). We will compare the FBR-to-AER algorithms according to five different criteria: Computational complexity, distribution error, distribution histogram, event clustering, and reconstruction error.

A. Computational Complexity

Let us compare the algorithms according to the time needed by the same computer to run them as software programs. This will compare the computational complexity of the algorithms. The algorithms were written in C. We are not interested in the absolute speed of the software, but rather in the relative difference between the execution times of the different algorithms. In order to do this, all algorithms were written in C doing the exact operations described above, without calling library routines. Each algorithm was executed for the nine images of our TIS, and execution times were normalized with respect to the maximum. The results are shown in Fig. 7(a). As may be seen, all uniform algorithms grow in computation time very quickly as the event load of the images increases. The Scan Algorithm is the fastest one since it hardly needs to execute any mathematical operations. Also, its execution time increases very slowly with the event load. The exhaustive algorithm is the next fastest one, since it requires some more computations, and its execution
speed is almost independent of event load. Algorithms *Random* and *Random-SQ* are the next fastest ones, and their speed increases between a factor of two to three, from 10% to 90% of the event load. The three *Uniform* algorithms are the ones that most depend on image load, yielding almost a factor 100 of speed difference between the cases of 10% and 90% of the event load. Algorithm *Random Hardware* has computation times completely independent of image event load, therefore showing a straight horizontal line in Fig. 7(a).

The vertical axis in Fig. 7(a) is normalized with respect to the slowest situation: 90% bus load for the *Uniform-WTA* method. This corresponds to 62.62 s of CPU time on a 1.6-GHz Pentium
Fig. 8. Histograms of interspike times for the nine images of our TIS, using the eight synthetic AER generation algorithms. X axes show interspike times, and Y axes the number of interspike intervals within a given interspike time window. Each row of histograms corresponds to one algorithm, while each column corresponds to a TIS image.

IV computer. Consequently, since TIS images are 128 x 128 pixels, this corresponds to 3.8 ms/pixel. For a 50% bus load, the spread in computation time is from 0.011 ms/pixel to 1.14 ms/pixel, depending on the algorithm.

B. Distribution Error

In an ideal AER distribution all events for one pixel (of constant value during $T_{frame}$) are equidistant in time. However, the algorithms outlined earlier will not implement exact time spacings for the events of the same pixel, because either the nature of the algorithm does not guarantee it, or because different pixels collide on the same frame vector slot and the algorithm looks for displaced slots or erases events. In this section the distribution of events obtained with each algorithm is evaluated. Let us call Distribution Error how much the event distribution generated by an algorithm deviates from the ideal distribution. First we need to provide a mathematical definition for this Distribution Error.

Let us call $D$ the ideal distance between events of the same pixel of an $N \times M$ image with $K - n_{res}$ gray level values. Then

$$D = \frac{n_{slots}}{n_{ext}} = \frac{N \times M \times K}{n_{ext}}.$$  

For events generated by algorithms the distance between events will change, in principle, from event to event for the same pixel. Let us call $d_k$ the distance between the $k$th event and the $(k + 1)$th one for a given pixel. For each interevent interval the error is $e_k = |D - d_k|$. Let us call Distribution Error the relative standard deviation of all $\{e_k\}$ for this pixel

$$\sigma_e = \frac{1}{D} \sqrt{\frac{\sum_{k=1}^{n_{ext}} |D - d_k|^2}{n_{ext} - 1}}.$$  

Fig. 7(b) shows this distribution error standard deviation (in percent) for the different methods and for the nine images of our TIS. The $x$ axis represents the image event load and the
y axis is the distribution error \( \sigma_e \) as defined in (7). As can be seen, the Uniform-B and Uniform-BF algorithms yield a practically negligible distribution error. For a 90\% event load, the error is as low as 0.1\%. The worst results, as expected, are obtained with the Scan algorithm, in which the distribution error standard deviation changes between 90\% and 400\% for our TIS. The Uniform-WTA algorithm behaves also much worse than the other two uniform algorithms, yielding an error standard deviation starting at 3\% and increasing until 100\%. The Exhaustive algorithm behaves relatively well, with an error that starts at 4\% and has a maximum of 30\%. The Random-Square algorithm yields a minimum error of 15\% at minimum load and a maximum of 50\% at a load of about 50\%. Algorithms Random (with a 2-bit counter) and Random-Hardware behave almost identically. They yield a minimum of about 20\% at minimum load and a maximum of about 100\% at maximum load.

C. Histograms of Distributions

An interesting measure is the histogram of interspike intervals in the frame vector. In this case we are looking at the times between events without looking at the event addresses. That is, all addresses are considered. Such histograms have been studied before [14], [23] and Poisson-type distributions are expected for biological as well VLSI AER systems. Consequently, histograms representing in the \( x \) axis the interspike times and using a logarithmic scale for the \( y \) axis should ideally show a straight line of negative slope. We have computed the histograms for frame vectors generated using the different methods for the images of our TIS. Fig. 8 shows the resulting histograms. As may be seen, the Scan Algorithm does not provide a Poisson-like distribution. However, for the rest of the algorithms the histograms show the Poisson exponential behavior. For the Exhaustive Algorithm such exponential behavior is however degraded for longer interevent intervals. The Uniform Algorithms also show a slight degradation for longer intervals. The Random Algorithms do not show this degradation, although the Random-SQ Algorithm tends to show a truncation after a certain interevent time. In general, we may conclude that, except for the Scan Algorithms, all seem quite Poisson-like, especially the Random and the Random-HW algorithms.

D. Event Clustering

Here, we would like to evaluate the ability of an algorithm to avoid the formation of large clusters of events in the frame vector. An algorithm with this property would be more useful, for example, if we need to interface our synthetic AER generator to an AER chip (or system) of lower AER bandwidth (larger \( T_{\text{event}} \)). If our algorithm tends to cluster events (fill large number of consecutive slots), our AER sender will be forced to wait for long periods of time due to the slower AER receiver. This will distort the original distribution generated by the algorithm. On the other hand, if the algorithm has the tendency of inserting empty slots in event-dense regions, then it helps slower AER receivers by giving them extra time to catch up, and the original event distribution will be less distorted.

A useful concept that comes in handy for this purpose could be that of Entropy. The entropy \( H \) of a set \( S \) is defined as [47]

\[
H(S) = - \sum p_i \log(p_i) \quad \text{with} \quad \sum p_i = 1
\]

where \( p_i \) is the probability of the elements of \( S \). Let us generate, for our purpose, the following set \( S = \{ a_1, a_2, \ldots, a_n \} \). Each element \( a_i \) is equal to the number of clusters of size \( i \). Thus, if a frame vector has 300 groupings of 5 consecutive events (with empty slots before and after each event), then \( a_5 = 300 \). Note that the total number of events in the frame vector can be expressed as

\[
n_{\text{excT}} = \sum_{i=1}^{n} i a_i \quad \Leftrightarrow \quad \sum_{i=1}^{n} \frac{i a_i}{n_{\text{excT}}} = 1.
\]

Given a frame vector already generated by a given algorithm, if we pick randomly one of the \( n_{\text{excT}} \) events, the probability of it being in a cluster of size \( i \) (element \( a_i \) of \( S \)) is

\[
p_i = \frac{i a_i}{n_{\text{excT}}}.
\]

Consequently, using this \( p_i \) we can use (8) to obtain an estimate of the entropy \( H \) of set \( S \). Low entropy values will tell us the algorithms have a tendency to form a low variety of clusters, while large entropy values reflect the fact that the algorithms tend to produce a large variety of clusters. For our purposes, we would like the algorithms to have a tendency of not forming clusters (\( a_i \) very large) or forming clusters of small size (\( a_i \) tends to zero as \( i \) increases). This implies that we want a small variety of clusters and of small size. Consequently, we are looking for algorithms that provide low values of the previously defined entropy. However, low entropy values are also produced when only large clusters are produced. In this case, we need to penalize such situations.

Let us use the following method to quantify the statistics of forming large size clusters. First a vector \( D_e \) is generated by scanning the frame vector once, slot by slot. Every time there
is an empty slot we set $D_c(j) = 0$ and increment $j$ by one. Every time there is a cluster $a_k$ of size $i$, we set $D_c(j) = i$ and increment $j$ by one. Obviously, $\sum D_c(j) = n_{\text{ev}} T$. For vector $D_c$ let us now compute its maximum

$$M_{D_c} = \max_j \{D_c(j)\}$$

and standard deviation

$$\sigma_{D_c} = \sqrt{\frac{\sum (D_c(j) - \bar{D}_c)^2}{\max(j) - 1}}.$$  

Our synthetic AER generation algorithms have a tendency to form clusters of small size if our previously defined entropy $H$ yields small values and at the same time $M_{D_c}$ and $\sigma_{D_c}$ are of low values as well. Consequently, a relevant figure of merit would be the product of the three. Fig. 7(c) shows the entropy obtained for the proposed algorithms using our TIS. Fig. 7(d) shows the resulting values of $\sigma_{D_c}$, Fig. 7(e) those for $M_{D_c}$, and Fig. 7(f) shows the product $H(S) \times \sigma_{D_c} \times M_{D_c}$ normalized to the maximum.

As may be seen, the three random-based methods tend to avoid clustering, while the Uniform-BF and Uniform-F have a significantly stronger tendency to form event clusters. Algorithms Scan, Exhaustive, and Uniform-WTA have an intermediate event-clustering behavior, surprisingly similar.

E. Reconstruction Error

In this subsection we will compare the performance of the algorithms by evaluating the images that result from reconstructing the AER stream in the frame vectors. To do so we need to use some kind of event integration mechanism. We will use the following three methods, reported and used previously in AER literature:

1) Linear Low-Pass Filter: This corresponds to the case in which an event in a receiver pixel generates a fixed charge packet $\Delta Q$ which is integrated on a capacitor $C$ with a resistor $R$ in parallel [48] [see Fig. 9(a)]. The current established in the resistor...
is the reconstructed pixel value. After an infinite settling time, this value would be given by

$$I_d(\infty) = \frac{\Delta Q}{RC} \left( \frac{1}{e^{(\Delta f_p \tau_{\text{setup}}}/\Delta Q) - 1} \right)$$

(13)

where the time constant $RC$ is chosen to be such that the integrator can settle approximately within a frame period $T_{\text{frame}}$. If $f_pRC \gg 1$ (which is true when $n_{\text{ref}} \gg 1$), then

$$I_d(\infty) \approx \Delta Q f_p.$$  

(14)

2) **Boahen Diode-Capacitor Integrator:** The previous integrator requires a resistor $R$ and capacitor $C$ to achieve a time constant in the order of $T_{\text{frame}}$. In VLSI microchip technology the size of the resistor and capacitor would be extremely large for such low time constants [49]. Since an $RC$ pair is required for each pixel, this approach does not result practical. Boahen’s diode-capacitor integrator, shown in Fig. 9(b), provides an integration value which is also linear with event frequency [19]

$$I_d(\infty) = A(\Delta Q) f_p.$$  

(15)

where $A$ is a constant gain factor controlled by the MOS source voltage $V_A$, requiring also much less area in standard VLSI technology [19].

3) **Mortara PFM Demodulator:** Another AER reconstruction mechanism reported by Mortara et al. is the pulse-frequency-modulation (PFM) demodulator, shown in Fig. 9(c) [10], [50]. This demodulator is more complex than the two previous integrators. However, it has the nice feature of keeping a constant interevent output, while the other two integrators discharge slowly in the absence of events producing a rippled output signal (that is, with extra noise). The steady-state output signal for this circuit is given by

$$I_d(\infty) = (V_{\text{ref}} - V_0) C_A f_p.$$  

(16)

We have behaviorally modeled the three previous reconstruction integrator circuits in MATLAB, using ideal circuit component descriptions that yield sets of finite difference equations [44].

First we used an ideal frame vector to compute the integrator circuits outputs at time $T_{\text{frame}}$. By ideal frame vector we mean the resulting ideal event distribution, in which each event can be allocated where it should be theoretically and no collisions occur (this limit situation corresponds to an ideal zero event width $T_{\text{event}} = 0$ and infinite number of slots $n_{\text{slots}} = \infty$) for a single frame. Under these circumstances the events of a single pixel are equally spaced during the frame time. Testing the resulting ideal frame vectors for our TIS and the previous three integrator circuits we computed the errors between the original images in the TIS and the reconstructed images at time $T_{\text{frame}}$.

It can be shown that for Boahen’s integrator the longest settling time occurs when $n_{\text{ref}}$ changes from maximum ($K$) to minimum (1). In this case, the settling time is approximately given by $(K^2 (\ln 3))/f_{\text{max}}$ [44]. If we are assigning one event per frame for the lowest activity then $f_{\text{max}} = K/T_{\text{frame}}$, which gives a worst-case settling time of $K (\ln 3) / T_{\text{frame}}$. In this respect, Mortara’s integrator is more efficient because its worst-case settling time (which happens for a transition from minimum (1) to maximum (K)) is approximately $(2K (\ln K))/f_{\text{max}}$ or $2 \ln (K) \times T_{\text{frame}}$ [44]. In our case, we would like to estimate the reconstruction error after a time $T_{\text{frame}}$, and how the different synthetic AER generation algorithms degrade this error for the previous integrators with respect to an ideal AER sequence.

Fig. 10(a) shows the reconstruction errors after a time $T_{\text{frame}}$, using ideal AER distributions (no event reallocations because of collisions) for the different integrators, using the images of our TIS and making the integrators settle from the initial conditions set at maximum value. The y axis is the standard deviation, over all the pixels of an image, of the pixel errors obtained as follows (pixels with null values are excluded): Computing the difference from minimum (1) to maximum (K) which gives a worst-case settling time of $K (\ln 3) / T_{\text{frame}}$. In our case, we would like to estimate the reconstruction error after a time $T_{\text{frame}}$, and how the different synthetic AER generation algorithms degrade this error for the previous integrators with respect to an ideal AER sequence.

Now, doing exactly the same behavioral simulations, but using the frame vectors generated by the different algorithms, yields the results shown in Fig. 10(b) for the RC integrator, in

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Requires Frame Vector</th>
<th>Computational Load (software)</th>
<th>Event Distribution Error</th>
<th>Poisson Like</th>
<th>Event Clustering Avoidance</th>
<th>Reconstruction Error after Integration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scan</td>
<td>NO</td>
<td>LOW</td>
<td>POOR</td>
<td>POOR</td>
<td>POOR</td>
<td>GOOD</td>
</tr>
<tr>
<td>Uniform-BF</td>
<td>YES</td>
<td>HIGH</td>
<td>Very Good</td>
<td>FAIR</td>
<td>POOR</td>
<td>GOOD</td>
</tr>
<tr>
<td>Uniform-F</td>
<td>YES</td>
<td>HIGH</td>
<td>Very Good</td>
<td>FAIR</td>
<td>POOR</td>
<td>GOOD</td>
</tr>
<tr>
<td>Uniform-WTA</td>
<td>YES</td>
<td>HIGH</td>
<td>FAIR</td>
<td>FAIR</td>
<td>FAIR</td>
<td>GOOD</td>
</tr>
<tr>
<td>Random</td>
<td>YES</td>
<td>FAIR</td>
<td>FAIR</td>
<td>GOOD</td>
<td>FAIR</td>
<td>GOOD</td>
</tr>
<tr>
<td>Random-SQ</td>
<td>YES</td>
<td>FAIR</td>
<td>FAIR</td>
<td>FAIR</td>
<td>FAIR</td>
<td>GOOD</td>
</tr>
<tr>
<td>Random-HW</td>
<td>NO</td>
<td>HIGH</td>
<td>FAIR</td>
<td>GOOD</td>
<td>FAIR</td>
<td>GOOD</td>
</tr>
<tr>
<td>Exhaustive</td>
<td>NO</td>
<td>LOW</td>
<td>GOOD</td>
<td>FAIR</td>
<td>GOOD</td>
<td>GOOD</td>
</tr>
</tbody>
</table>

$^7$Settling times are defined for a given resolution $n_{\text{ref}} = K$, as the time needed for settling to an error equivalent to the resolution.
When using the synthetic AER generation methods, we have compared all three figures we may conclude that Mortara’s integrator is slightly more sensitive to the distribution errors of the different methods, than the other integrators. The least sensitive one is Boahen’s. With respect to the algorithmic AER generation methods, we may conclude that for low event loads there is no significant difference between methods, while for loads of 40% or higher it is better not to use the Uniform-WTA nor the Scan algorithms. This is because the former discards colliding events and the latter groups them in a nonnatural way. Regarding reconstruction with integrating circuits, the conclusion is that there is no significant difference between the methods used for AER generation. On the other hand, we have observed differences depending on the integrators used.

Table I summarizes the comparison results of this section.

IV. HARDWARE INTERFACE

All analyzes and results discussed so far have been performed in software. However, our ultimate goal is to be able to provide hardware solutions for the synthetic AER generation in real time. We have built a computer-to-AER interface that uses the standard PCI computer bus. The interface includes the communication circuitry to the computer PCI bus, the transformation of video streams from FBR to AER using the Random-HW Algorithm, and the asynchronous AER communication to conventional AER buses. This hardware interface has been coded in VHDL, synthesized into a VirtexE 300 FPGA [52], and tested on a Nallatech Ballyinx prototyping board [53]. The interface can write AER events every $T_{\text{event}} = 100$ ns. Consequently, this implies the restriction that $N \times M \times K \leq T_{\text{frame}}/T_{\text{event}} = 40$ ns/100 ns = $4 \times 10^5$. As a result, this hardware is able to generate AER in real-time for a $64 \times 64$ pixels image ($N = M = 64$) at a maximum rate of $K = 255$ events per pixel. The hardware interface is capable of generating a peak rate of $10^6$ events/s.

Fig. 11 shows the architecture of the hardware interface. It includes a PCI core, a 4 KB RAM for storing a $64 \times 64$ frame, a control unit (CU), a 20-bit linear-feedback-shift-register (LFSR), a delay-line-loop (DLL) for internal clock management, a decoder and a set of control registers for managing the PCI core and configuring the rest of components. The image of a $64 \times 64$ pixels frame is transferred from the computer through its PCI bus and the PCI core to the 4 KB RAM memory. The 20-bit LFSR is used for the pseudorandom number generation and is the core of the Random-HW AER generation algorithm. The 12 less significant bits are pixel addresses, while the 8 most significant ones are compared against the pixel value. The CU, clocked at 100 MHz, is the operation center. It manages the RAM access, and this is done in two ways: a) Through the PCI bus for loading frames to be converted into AER, and b) through the 12 less significant bits of the LFSR to address a frame pixel and decide whether or not to send an event with its address. The LFSR works at a slower speed, using a clock which is generated by the CU and triggered by the communication with the AER receiver.

As an illustration of the hardware interface operation, a $64 \times 64$ pixel version of the image in Fig. 2(a) was fed to the hardware interface and the generated events were captured. The image was generated setting $T_{\text{frame}} = 40$ ns and $K = 255$. Events were captured using a logic analyzer, and then reconstructed off-line by a computer. The top row in Fig. 12 shows the result of processing directly the image in Fig. 2(a), while the bottom row corresponds to the same image after edge extraction using a Sobel Filter [54]. Each image in Fig. 12 has been reconstructed by using only the first fraction of events of the complete frame. For example, in the top row left image we used only the first 1% of the events of the whole frame to reconstruct the image. Also...
shown are the resulting images of using only the first 5%, 14%, 35%, 50%, 70% events, and also all 100% events of the frame. In this case, the complete 100% frame was represented by approximately 524 Kevents (26% of AER bus limit: Two Mevents at 100 ns/event during 200 ms). As can be seen, with only the first 0.07%–0.13% of events one can already recognize the silhouette.

These figures illustrate how the Random-HW algorithm adds artificial noise to the images, as a consequence of its random nature (unless the original and reconstructed frames are perfectly synchronized, as in the top right of Fig. 12; however, this situation is usually not met in practice).

In order to analyze how the hardware generated streams differ from the ones generated directly by software, we compared both according to the same criteria discussed in Section III. The results are shown in Fig. 13. Fig. 13(a) shows the differences in distribution error, as defined by (7), for the events of the top-right frame in Fig. 12 obtained from our hardware and reproducing the same conditions in software. The negligible differences between the hardware and software event distributions are caused by extra delays of the hardware not modeled in the software. Note that, compared to what is shown in Fig. 7(b) for the Random-HW method (with 128 × 128 images), there is no significant difference. Fig. 13(b) summarizes the event clustering analysis [as in Fig. 7(c)–(d)]. Continuous lines are for software simulations, while dotted lines correspond to our hardware results. Crosses indicate the entropy as defined in (8)–(10). Circles indicate the maximum values of the $D_e$ vector [see (11)]. Stars show the values for the standard deviations of the $D_e$ vector [see (12)]. There is almost no appreciable difference between the SW and HW events streams. Dots show the product of all the previous three characteristics.

In Fig. 13(c) we show the interspike time histograms. As may be seen, the difference between the hardware (captured) and software (simulated) histograms are quite minor.

V. CONCLUSION

Eight different methods for transforming a FBR video stream to a rate-coded AER one are presented. The methods can be grouped into four types: Scan, uniform, random, and exhaustive. The methods have been implemented and tested in software, and compared according to the different criteria, and for different AER traffic loads. Uniform methods result in the most precise distributions but at the expense of costly computations. The scan method is the fastest one but also the most impractical. The exhaustive method is a good compromise between speed and precision. Random methods also show a good speed/precision tradeoff, although they add more noise. Random methods yield good Poisson distributed events. Scan and uniform methods have a tendency to form clusters. All methods except three (the scan method, one of the random methods, and the exhaustive method), require the use of a large memory frame vector buffer. The random method that does not require this buffer has been implemented in hardware using a prototyping board with a VirtexE 300 FPGA. The AER generated by this hardware was captured using a logic analyzer. Thus, the hardware has been tested against its corresponding software behavior, and no significant differences were observed. Experimentally obtained AER sequences were reconstructed off-line and are shown in the paper. Future work will concentrate on nonrate-coded AER generation.

APPENDIX

The FBR-to-AER algorithms perform a transformation from pixel activity $p$ to pixel event frequency $f_p$. Let us assume pixel activity is constrained to a normalized unity interval $p \in [0, 1]$. We want the algorithms to map this activity interval into an event frequency interval $f_p \in [0, f_{\text{max}}]$, and we want a linear transformation ($f_p = f_{\text{max}} P$) as a VLSI AER system [10]–[27] would
do it. For zero pixel activity the output frequency should be zero, and no events are transmitted. However, in general we would like to transmit events only if a minimum activity is reached. Let us call $f_{\text{min}}$ the frequency that corresponds to the minimum nonzero pixel activity we want to transmit. Consequently, we will impose a nonzero $f_{\text{min}}$. Under this constraint, the extreme frequencies $f_{\text{min}}$ and $f_{\text{max}}$ will be related by a finite positive proportionality constant $K$ ($f_{\text{max}} = K f_{\text{min}}$). Since we want to do the FBR-AER transformations frame by frame, we need to make $f_{\text{min}} \geq 1/T_{\text{frame}}$ or equivalently $f_{\text{min}} = a/T_{\text{frame}} (a \geq 1)$, where $T_{\text{frame}}$ is the time assigned to one frame. For the limit situation $a = 1$, one obtains $f_p = (Kp)/T_{\text{frame}}$. Another constraint is the following. Frame images proceed from a conventional digital video system or computer. Consequently, pixel intensities will take discrete values in the interval. In case of 8-bit luminance coding, for example, the interval would have a resolution of $\eta_{\text{res}} = 2^8 = 256$ levels. The minimum increment in $p$ is therefore $\Delta p = 1/\eta_{\text{res}}$. Let
us now express the number of events to be transmitted during the time interval of a frame $T_{frame}$ for a pixel of activity $p$. This is the “number of events per frame” for this pixel $n_{ef} = f_{p} T_{frame} = Kp$. Since $p$ is of discrete nature with steps of size $\Delta p = 1/n_{res}$, then $n_{ef}$ will also be of discrete nature with steps of size $\Delta n_{ef} = K \Delta p = K/n_{res}$. From a practical point of view, it is desirable that the number of events per frame $n_{ef}$ to be generated is integer. Otherwise, one would have to generate different number of events for consecutive frames for the same pixel activity. This would require us to use some kind of memory from frame to frame, which is a complication we would like to avoid. We want to do the FBR-AER transformation frame by frame. Consequently, $n_{ef}$ will be integer and so will be $\Delta n_{ef}$. Since $n_{res}$ is integer, $K$ will be integer as well, and also a multiple of $n_{res}$. Furthermore, if we decide to make $\Delta n_{ef} = 1$, then $K = n_{res}$. We have constrained ourselves to this situation throughout the paper, independently of the method used for the FBR-AER transformation. However, we should keep in mind that this constraint is arbitrary (it is a particular case of $\alpha = \Delta n_{ef} = 1$). Consequently, in this paper, we can consider that the pixels of the frames store the value $n_{ef} = Kp = n_{res} p$ directly. Therefore

$$f_{p} = p \frac{n_{res}}{T_{frame}}.$$  \hspace{1cm} (17)

ACKNOWLEDGMENT

The authors would like to thank R. Senhadji-Navarro, F. Gómez-Rodriguez, F. Olmedo, and I. García-Vargas for their helpful discussions. Special thanks to I. García-Vargas for proposing the Exhaustive Algorithm.

REFERENCES


Alejandro Linares-Barranco received the B.S. degree in computer engineering, the M.S. degree in industrial computer science, and the Ph.D. degree in computer science (specializing in computer interfaces for bioinspired systems) from the University of Seville, Seville, Spain, in 1998, 2002, and 2003, respectively.

From January 1998 to June 1998, he was Second Lieutenant in the Spanish Air Force working as System Administrator and a software developer.

During 1998, he also worked with the Colors Digital Communications S.L. Company, Seville. From November 1998 to February 2000, he was a Member of the Technical Staff at the Seville Microelectronics Institute (IMSE), an institute of the National Microelectronics Center (CNM), Spanish Research Council (CSIC), Seville. From March 2000 to February 2001, he was a Development Engineer with the Research and Development Department, SAINCO Company, Seville, working on VHDL-based field-programmable gate array (FPGA) systems for the INSUNET European project on power line communications. Since March 2003, he has been an Assistant Professor of Computer Architecture and Technology at the University of Seville. His research interests include VLSI and FPGA digital design, vision processing systems, bus emulation, and computer architectures.

Gabriel Jimenez-Moreno received the M.S. degree in physics (electronics) and the Ph.D. degree from the University of Seville, Seville, Spain, in 1990 and 1992, respectively.

After working with Alcatel, he was granted a Fellowship from the Spanish Science and Technology Commission (CICYT). Currently, he is an Associate Professor of computer architecture at the University of Seville. From 1996 until 1998, he was Vice-Dean of the E.T.S Ingenieria Informatica, University of Seville. He participated in the creation of the Department of Computer Architecture (also at University of Seville) and since 2004, has been its Secretary. He is the author of various papers and research reports on robotics, rehabilitation technology, and computer architecture. He has directed two national research projects on neuromorphic systems. His research interests include neural networks, vision processing systems, embedded systems, computer interfaces, and computer architectures.

Bernabé Linares-Barranco received the B.S. degree in electronic physics in June 1986 and the M.S. degree in microelectronics in September 1987, both from the University of Seville, Seville, Spain. He received a first Ph.D. degree in high-frequency OTA-C oscillator design in June 1990 from the University of Seville, and a second Ph.D. degree in analog neural network design in December 1991 from Texas A&M University, College Station.

Since September 1991, he has been a Tenured Scientist with the Sevilla Microelectronics Institute (IMSE), which is one of the institutes of the National Microelectronics Center (CNM) of the Spanish Research Council (CSIC) of Spain. In January 2003, he was promoted to Tenured Researcher, and in January 2004, to Full Professor of Research. From September 1996 to August 1997, he was on sabbatical stay with the Department of Electrical and Computer Engineering of the Johns Hopkins University, Baltimore, MD, as a Postdoctoral Fellow. During spring 2002, he was a Visiting Associate Professor with the Electrical Engineering Department, Texas A&M University. He has been involved with circuit design for telecommunication circuits, VLSI emulators of biological neurons, VLSI neural-based pattern recognition systems, hearing aids, precision circuit design for instrumentation equipment, bioinspired VLSI vision processing systems, transistor parameters mismatch characterization, address-event-representation (AER) VLSI, RF circuit design, and real-time vision processing chips. He is coauthor of Adaptive Resonance Theory Microchips.

Dr. Linares-Barranco was corecipient of the 1997 IEEE TRANSACTIONS ON VLSI SYSTEMS Best Paper Award for the paper “A real-time clustering microchip neural engine,” and of the 2000 IEEE CAS Darlington Award for the paper “A general translinear principle for subthreshold MOS transistors.” He organized the 1994 Nips Post-Conference Workshop “Neural Hardware Engineering.” From July 1997 until July 1999, he was an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART II, and since January 1998, he has also been an Associate Editor for the IEEE TRANSACTIONS ON NEURAL NETWORKS. He was Chief Guest Editor of the IEEE TRANSACTIONS ON NEURAL NETWORKS 2003 Special Issue on Neural Hardware Implementations.
Antón Civit Balcells received the M.S. degree in physics (electronics) in 1984 from the University of Seville, Seville, Spain. He received the Ph.D. degree in hierarchical multiprocessor design in 1987.

After working for several months with Hewlett-Packard, he joined the University of Seville. In the late 1980s, he participated in the creation of two SMEs related to eLearning and environment monitoring networks. Since 1990, he has been an Associate Professor of computer architecture with the University of Seville. Initially, he worked in research projects related to multiprocessor multiple robot control architectures. He published several papers and directed four Ph.D. degree theses on these topics. As Director of the Robotics and Computer Technology Research Group, he led projects related to advanced wheelchair navigation and intelligent environment support for wheelchair users. These topics have also produced publications and two Ph.D. degree theses. Since 1992, he worked on web and computer accessibility issues. He participated in the creation of the Department of Computer Architecture, University of Seville, where he is currently the Director. He is participating in several EU and national level research projects in the areas of neuromorphic systems, accessible telecoms, and ambient intelligence.

Dr. Balcells is a member of the European Commission eAccessibility expert group. He has been a member of the COST219bis research action management committee and, currently, participates in the COST 219ter (accessibility to next generation networks) management committee. He has participated in several European Commission evaluation activities in the Telematics Applications and IST programs.