Zarandy, Akos2016-01-252016-01-252011978-1-4419-6474-8http://hdl.handle.net/11441/33242http://digital.csic.es/handle/10261/83126Vertically integrated focal-plane sensor-processor chip design, combining image sensor with mixed-signal and digital processor arrays on a four layer structure is introduced. The mixed-signal processor array is designed to perform early image processing, while the role of the digital processor array is to accomplish foveal processing. The architecture supports multiscale, multifovea processing. The chip has been designed on a 0.15um feature sized 3DM2 SOI technology provided by MIT Lincoln Laboratory.application/pdfengAttribution-NonCommercial-NoDerivatives 4.0 Internacionalhttp://creativecommons.org/licenses/by-nc-nd/4.0/info:eu-repo/semantics/bookPartinfo:eu-repo/semantics/openAccesshttp://dx.doi.org/10.1007/978-1-4419-6475-5_8https://idus.us.es/xmlui/handle/11441/33242