2017-10-032017-10-032007Castro, J., Parra Fernández, M.d.P., Valencia Barrero, M. y Acosta, A.J. (2007). Asymmetric clock driver for improved power and noise performances. En ISCAS 2007 : IEEE International Symposium on Circuits and Systems (893-896), New Orleans, LA, USA: IEEE Computer Society.1-4244-0920-90271-4302http://hdl.handle.net/11441/64957One of the most important sources of switching noise and power consumption in large VLSI circuits is the clock generation and distribution tree. This paper analyzes how the use of an asymmetric clock can be an important solution to reduce the switching noise generated by the global clock, with a very reduced degradation in performances and reliability. The suited sizing of clock generators and the design of asymmetric clock tree cells, show the benefits of the proposed technique, validated through a design example where a 50% of noise reduction is achieved with 10% of loss in operation frequency and no penalty, even saving, in power consumption.application/pdfengAttribution-NonCommercial-NoDerivatives 4.0 Internacionalhttp://creativecommons.org/licenses/by-nc-nd/4.0/info:eu-repo/semantics/conferenceObjectinfo:eu-repo/semantics/openAccess10.1109/ISCAS.2007.378050