2021-03-152021-03-152020Mora Gutiérrez, J.M., Jiménez Fernández, C.J. y Valencia Barrero, M. (2020). ASIC Design and Power Characterization of Standard and Low Power Multi-Radix Trivium. IEEE Transactions on Circuits and Systems II: Express Briefs, 67 (11), 2682-2686.1549-7747https://hdl.handle.net/11441/106025We are presenting the experimental measurements of the power consumption and the maximum frequency in an ASIC prototype of 12 versions of the Trivium cipher: one standard version and two low power versions (FPLP and MPLP) with four different radix (radix-1, radix-2, radix-8 and radix-16). It is also described the mechanism for measuring power consumption in each Trivium implemented in the ASIC prototype. The clock tree of the ciphers has been designed in such a way that the clock signal of each Trivium can be cut independently. The experimental setup uses the Agilent 93000 testing system. The results show that the higher radix versions have a lower operating frequency and that the lower radix low-power versions have a very high power reduction. However, the Trivium radix-16 versions generate 16 bit/clock cycle so the measurements conclude that the MPLP version is the one with the lowest power consumption per bit (0.69 pJ/bit at 50 MHz).application/pdf5engAttribution-NonCommercial-NoDerivatives 4.0 Internacionalhttp://creativecommons.org/licenses/by-nc-nd/4.0/ASIC implementationIoT hardwarelightweight cryptographyLow-powerTriviuminfo:eu-repo/semantics/articleinfo:eu-repo/semantics/openAccesshttps://doi.org/10.1109/TCSII.2020.2969242