2019-12-032019-12-032017Bandi, F., Vornicu, I., Carmona Galán, R. y Rodríguez Vázquez, Á.B. (2017). Design of a compact and low-power TDC for an array of SiPM's in 110nm CIS technology. En 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) (257-260), Giardini Naxos, Italia: Institute of Electrical and Electronics Engineers.978-1-5090-6508-0https://hdl.handle.net/11441/90704Silicon photomultipliers (SiPMs) are meant to substitute photomultiplier tubes in high-energy physics detectors and nuclear medicine. This is because of their -to name a few interesting properties- compactness, lower bias voltage, tolerance to magnetic fields and finer spatial resolution. SiPMs can also be built in CMOS technology. This allows the incorporation of active quenching and recharge schemes at cell level and processing circuitry at pixel level. One of the elements that can lead to finer temporal resolutions is the time-to-digital converter (TDC). In this paper we describe the architecture of a compact TDC to be included at each pixel of an array of SiPMs. It is compact and consumes low power. It is based on a voltage controlled oscillator that generates multiple internal phases that are interpolated to provide time resolution below the time delay of a single gate. Simulation results of a 11b TDC based on a 4-stage VCRO in 110nm CIS technology yield a time resolution of 80.0ps, a DNL of ±0.28 LSB, a INL ±0.52 LSB, and a power consumption of 850μW.application/pdfengAttribution-NonCommercial-NoDerivatives 4.0 Internacionalhttp://creativecommons.org/licenses/by-nc-nd/4.0/info:eu-repo/semantics/conferenceObjectinfo:eu-repo/semantics/openAccess10.1109/PRIME.2017.7974156