Artículo
LC-VCO design optimization methodology based on the gm/ID ratio for nanometer CMOS technologies
Autor/es | Fiorelli, Rafaella
Peralías Macías, Eduardo Silveira Noguerol, Fernando |
Fecha de publicación | 2011 |
Fecha de depósito | 2018-07-04 |
Publicado en |
|
Resumen | In this paper, an LC voltage-controlled oscillator (LC-VCO) design optimization methodology based on the gm/ID technique and on the exploration of all inversion regions of the MOS transistor (MOST) is presented. An in-depth ... In this paper, an LC voltage-controlled oscillator (LC-VCO) design optimization methodology based on the gm/ID technique and on the exploration of all inversion regions of the MOS transistor (MOST) is presented. An in-depth study of the compromises between phase noise and current consumption permits optimization of the design for given specifications. Semiempirical models of MOSTs and inductors, obtained by simulation, jointly with analytical phase noise models, allow to get a design space map where the design tradeoffs are easily identified. Four LC-VCO designs in different inversion regions in a 90-nm CMOS process are obtained with the proposed methodology and verified with electrical simulations. Finally, the implementation and measurements are presented for a 2.4-GHz VCO operating in moderate inversion. The designed VCO draws 440 μA from a 1.2-V power supply and presents a phase noise of -106.2 dBc/Hz at 400 kHz from the carrier. |
Cita | Fiorelli, R., Peralías Macías, E. y Silveira Noguerol, F. (2011). LC-VCO design optimization methodology based on the gm/ID ratio for nanometer CMOS technologies. IEEE Transactions on Microwave Theory and Techniques, 59 (7), 1822-1831. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
LC-VCO Design Optimization ... | 3.046Mb | [PDF] | Ver/ | |