Browsing Ponencias (Instituto de Microelectrónica de Sevilla (IMSE-CNM)) by Issue Date
Now showing items 21-40 of 303
-
Presentation
CMOS analog neural network systems based on oscillatory neurons
(Institute of Electrical and Electronics Engineers, 1992)This paper addresses the design of two neural network systems based on the use of pulsing neurons. Each neuron is built ...
-
Presentation
A piecewise-linear function approximation using current mode circuits
(Institute of Electrical and Electronics Engineers, 1992)A methodology to design currentmode circuits for piecewise-linear function approximation is presented. The technique is ...
-
Presentation
Modular analog continuous-time VLSI neural networks with on chip hebbian learning and analog storage
(Institute of Electrical and Electronics Engineers, 1992)A modular analog circuit design approach for hardware implementations of neural networks is presented. This approach is ...
-
Presentation
On simplification techniques for symbolic analysis of analog integrated circuits
(Institute of Electrical and Electronics Engineers, 1992)This paper addresses the topic of formula simplification for symbolic analyzers. Previously reported criteria for flat ...
-
Presentation
Architectures and building blocks for CMOS VLSI analog "neural" programmable optimizers
(Institute of Electrical and Electronics Engineers, 1992)A modular reconfigurable serial architecture is presented for the analog/digital implementation of constrained optimization ...
-
Presentation
CMOS design of chaotic oscillators using state variables: a monolithic Chua's circuit
(Institute of Electrical and Electronics Engineers, 1993)This paper presents design considerations for monolithic implementation of piecewise-linear (PWL) dynamic systems in CMOS ...
-
Presentation
A Tool for automated design of sigma-delta modulators using statistical optimization
(Institute of Electrical and Electronics Engineers, 1993)A tool is presented which starting from high level specifications of SC σδ modulators (resolution, bandwidth and oversampling ...
-
Presentation
A Model for VLSI implementation of CNN image processing chips using current-mode techniques
(Institute of Electrical and Electronics Engineers, 1993)A new Cellular Neural Network model is proposed which allows simpler and faster VLSI implementation than previous models. ...
-
Presentation
A countinuous-time cellular neural network chip for direction-selectable connected component detection with optical image acquisition
(Institute of Electrical and Electronics Engineers, 1994)This paper presents a continuous-time Cellular Neural Network (CNN) chip [1] for the application of Connected Component ...
-
Presentation
Digital Implementation of SISC Fuzzy Controllers
(1994)A classification of inference systems based on approximate reasoning techniques is proposed. An alternative realization ...
-
Presentation
Current-mode building blocks for CMOS-VLSI design of chaotic neural networks
(Institute of Electrical and Electronics Engineers, 1994)This paper presents two nonlinear CMOS current-mode circuits that implement neuron soma equations for chaotic neural ...
-
Presentation
A basic building block approach to CMOS design of analog neuro/fuzzy systems
(Institute of Electrical and Electronics Engineers, 1994)Outlines a systematic approach to design fuzzy inference systems using analog integrated circuits in standard CMOS VLSI ...
-
Presentation
CMOS current-mode chaotic neurons
(Institute of Electrical and Electronics Engineers, 1994)This paper presents two nonlinear CMOS current-mode circuits that implement neuron soma equations for chaotic neural ...
-
Presentation
Convergence and stability of the FSR CNN model
(Institute of Electrical and Electronics Engineers, 1994)Stability and convergency results are reported for a modified continuous-time CNN model. The signal range of the state ...
-
Presentation
Symbolic analysis of large analog integrated circuits by approximation during expression generation
(Institute of Electrical and Electronics Engineers, 1994)A novel algorithm is presented that generates approximate symbolic expressions for small-signal characteristics of large ...
-
Presentation
SIRENA: A simulation environment for CNNs
(Institute of Electrical and Electronics Engineers, 1994)SIRENA is a general simulation environment for artificial neural networks, with emphasis towards CNNs. A special interest ...
-
Presentation
Modeling OpAmp-induced harmonic distortion for switched-capacitor ΣΔ modulator design
(Institute of Electrical and Electronics Engineers, 1994)This communication reports a new modeling of opamp-induced harmonic distortion in SC ΣΔ modulators, which is aimed to ...
-
Presentation
Weight-control strategy for programmable CNN chips
(Institute of Electrical and Electronics Engineers, 1994)This paper describes a hybrid weight-control strategy for the VLSI realization of programmable CNNs, based on automatic ...
-
Presentation
CNN universal chip in CMOS technology
(Institute of Electrical and Electronics Engineers, 1994)This paper describes the design of a CNN universal chip in a standard CMOS technology. The core of the chip consists of ...
-
Presentation
Experimental verification of chaotic encryption of audio using monolithic chaotic modulators
(SPIE- The International Society for Optical Engineering, 1995)This paper reports the first experimental verification of chaotic encryption of audio signals using integrated circuits. ...