Browsing Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM)) by Funding agency "European Union (UE). H2020"
Now showing items 1-3 of 3
-
Article
Gate-Level Design Methodology for Side-Channel Resistant Logic Styles Using TFETs
(IEEE, 2021)The design of secure circuits in emerging technologies is an appealing area that requires new efforts and attention as an ...
-
Article
Generalized reconfigurable memristive dynamical system (MDS) for neuromorphic applications
(Frontiers Media, 2015)This study firstly presents (i) a novel general cellular mapping scheme for two dimensional neuromorphic dynamical systems ...
-
Article
Hierarchical Yield-Aware Synthesis Methodology Covering Device-, Circuit-, and System-Level for Radiofrequency ICs
(Institute of Electrical and Electronics Engineers, 2021)This paper presents an innovative yield-aware synthesis strategy based on a hierarchical bottom-up methodology that uses ...