idUS
Depósito de Investigación
Universidad de Sevilla
| | | |
  • Español
Login | Contact | Help | Biblioteca US |
  • Español
 
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All of idUSCommunities and CollectionsBy Issue DateAuthorsTitlesSubjectsFunding agenciesAuthor profiles USThis CommunityBy Issue DateAuthorsTitlesSubjectsFunding agencies

Services

My AccountLoginRegisterDeposit your workApplication to deposit in idUSRequest the deposit to the LibraryMore info

Discover

Author
Rodríguez Vázquez, Ángel Benito (2)
Carmona Galán, Ricardo (1)Delgado Restituto, Manuel  (1)Domínguez Castro, Rafael (1)Espejo Meana, Servando Carlos (1)Jiménez Garrido, Francisco José (1)Liñán Cembrano, Gustavo (1)SubjectFocal plane array processors (1)Mixed-signal SIMD vision chips (1)Visual microprocessors (1)... View MoreDate Issued2001 (1)2004 (1)Funding agency
European Commission (EC) (2)
Comisión Interministerial de Ciencia y Tecnología (CICYT). España (1)Office of Naval Research (ONR). United States (1)Has file(s)Yes (2)

Policies

Institutional statementBerlin DeclarationidUS Policies

Gatherers

RecolectaOpenAIRE
HispanaEuropeana
BaseOAIster
Google AcadémicoMicrosoft Academic
DART-Europe E-theses PortalLA Referencia

Links of interest

Sherpa/RomeoDulcinea
OpenDOARCreative Commons

Share

 
Search 
  •   idUS
  • Investigación
  • Search
  •   idUS
  • Investigación
  • Search

Search

Show Advanced FiltersHide Advanced Filters

Filters

Use filters to refine the search results.

Now showing items 1-2 of 2

  • Sort Options:
  • Relevance
  • Title Asc
  • Title Desc
  • Issue Date Asc
  • Issue Date Desc
  • Results Per Page:
  • 5
  • 10
  • 20
  • 40
  • 60
  • 80
  • 100
Icon

A 1000 FPS at 128×128 vision processor with 8-bit digitized I/O [Article]

Liñán Cembrano, Gustavo; Rodríguez Vázquez, Ángel Benito; Carmona Galán, Ricardo; Jiménez Garrido, Francisco José; Espejo Meana, Servando Carlos; Domínguez Castro, Rafael (Institute of Electrical and Electronics Engineers, 2004)
This paper presents a mixed-signal programmable chip for high-speed vision applications. It consists of an array of processing elements, arranged to operate in accordance with the principles of single instruction multiple ...
Icon

Mixed-signal map-configurable integrated chaos generator for digital communication systems [Presentation]

Delgado Restituto, Manuel ; Rodríguez Vázquez, Ángel Benito (2001)
In this paper, the methodological aspects for the design of mixed-signal map-configurable chaos generators are presented. Such techniques have been applied in the integration, embedded in a complete FM-DCSK modem, of a ...
  • About idUS
  • Deposit your work
  • Services
  • Distribution License
  • FAQS
  • idUS in figures

Universidad de Sevilla
  • idUS is a DSpace version 6.2 implementation and is managed by Biblioteca de la Universidad de Sevilla
  • Last update: 25 February 2021
Contact  |  Help

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional License.

Logo CrueCreative Commons LicenseLevel AA conformance, W3C WAI Web Content Accessibility Guidelines 2.0
Copyright © 2015. idUS. Depósito de Investigación de la Universidad de Sevilla.
     

     

    This website uses cookies to improve your user experience. If you continue browsing, we understand that you accept our terms of use.  More information.

    OK