Now showing items 1-20 of 78

    • Icon

      7-decade tuning range CMOS OTA-C sinusoidal VCO  [Article]

      Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 1998)
      A new operational transconductance amplifier-capacitor (OTA-C) based sinusoidal voltage-controlled oscillator (VCO) has been designed and fabricated, the oscillation frequency of which can be tuned from 74 mHz to 1 MHz. ...
    • Icon

      A 3.6 μ s latency asynchronous frame-free event-driven dynamic-vision-sensor  [Article]

      Leñero Bardallo, Juan Antonio; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2011)
      This paper presents a 128 × 128 dynamic vision sensor. Each pixel detects temporal changes in the local illumination. A minimum illumination temporal contrast of 10% can be detected. A compact preamplification stage has ...
    • Icon

      A 32, x, 32 pixel convolution processor chip for address event vision sensors with 155 ns event latency and 20 meps throughput  [Article]

      Camuñas Mesa, Luis Alejandro; Acosta Jiménez, Antonio José; Zamarreño Ramos, Carlos; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2010)
      This paper describes a convolution chip for event-driven vision sensing and processing systems. As opposed to conventional frame-constraint vision systems, in event-driven vision there is no need for frames. In frame-free ...
    • Icon

      A bioinspired 128x128 pixel dynamic-vision-sensor  [Presentation]

      Serrano Gotarredona, María Teresa; Leñero Bardallo, Juan Antonio; Linares Barranco, Bernabé (2011)
      This paper presents a 128x128 dynamic vision sensor. Each pixel detects temporal changes in the local illumination. A minimum illumination temporal contrast of 10% can be detected. A compact preamplification stage has ...
    • Icon

      A calibration technique for very low current and compact tunable neuromorphic cells: Application to 5-bit 20nA DACs  [Article]

      Leñero Bardallo, Juan Antonio; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2008)
      Low current applications, like neuromorphic circuits, where operating currents can be as low as a few nanoamperes or less, suffer from huge transistor mismatches, resulting in around or less than 1-bit precisions. Recently, ...
    • Icon

      A Configurable Event-Driven Convolutional Node with Rate Saturation Mechanism for Modular ConvNet Systems Implementation  [Article]

      Camuñas Mesa, Luis Alejandro; Domínguez Cordero, Yaisel L.; Linares Barranco, Alejandro; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Frontiers Media, 2018)
      Convolutional Neural Networks (ConvNets) are a particular type of neural network often used for many applications like image recognition, video analysis or natural language processing. They are inspired by the human brain, ...
    • Icon

      A five-decade dynamic-range ambient-light-independent calibrated signed-spatial-contrast AER retina with 0.1-ms latency and optional time-to-first-spike mode  [Article]

      Leñero Bardallo, Juan Antonio; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2010)
      Address Event Representation (AER) is an emergent technology for assembling modular multiblock bio-inspired sensory and processing systems. Visual sensors (retinae) are among the first AER modules to be reported since the ...
    • Icon

      A general translinear principle for subthreshold MOS transistors  [Article]

      Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé; Andreou, Andreas G. (Institute of Electrical and Electronics Engineers, 1999)
      This paper revises the conditions under which the translinear principle can be fully exploited for MOS transistors operating in subthreshold. Due to the exponential nature of subthreshold MOS transistors, the translinear ...
    • Icon

      A high-precision current-mode WTA-MAX circuit with multichip capability  [Article]

      Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 1998)
      This paper presents a circuit design technique suitable for the realization of winner-take-all (WTA), maximum (MAX), looser-take-all (LTA), and minimum (MIN) circuits. The technique presented is based on current replication ...
    • Icon

      A modified ART 1 algorithm more suitable for VLSI implementations  [Article]

      Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Elsevier, 1996)
      This paper presents a modification to the original ART 1 algorithm (Carpenter and Grossberg, 1987a, A massively parallel architecture for a self-organizing neural pattern recognition machine, Computer Vision, Graphics, and ...
    • Icon

      A neuromorphic cortical-layer microchip for spike-based event processing vision systems  [Article]

      Serrano Gotarredona, Rafael; Serrano Gotarredona, María Teresa; Acosta Jiménez, Antonio José; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2006)
      We present a neuromorphic cortical-layer processing microchip for address event representation (AER) spike-based processing systems. The microchip computes 2-D convolutions of video information represented in AER format ...
    • Icon

      A precise 90º quadrature OTA-C oscillator tunable in the 50-130-MHz range  [Article]

      Linares Barranco, Bernabé; Serrano Gotarredona, María Teresa; Ramos Martos, J.; Ceballos Cáceres, Joaquín Francisco; Linares Barranco, Alejandro (Institute of Electrical and Electronics Engineers, 2004)
      We present a very-large-scale integration continuous-time sinusoidal operational transconductance amplifiers quadrature oscillator fabricated in a standard double-poly 0.8-μm CMOS process. The oscillator is tunable in the ...
    • Icon

      A programmable VLSI filter architecture for application in real-time vision processing systems  [Article]

      Serrano Gotarredona, María Teresa; Andreou, Andreas G.; Linares Barranco, Bernabé (World Scientific Publishing, 2000)
      An architecture is proposed for the realization of real-time edge-extraction filtering operation in an Address-Event-Representation (AER) vision system. Furthermore, the approach is valid for any 2D filtering operation as ...
    • Icon

      A real-time clustering microchip neural engine  [Article]

      Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 1996)
      This paper presents an analog current-mode VLSI implementation of an unsupervised clustering algorithm. The clustering algorithm is based on the popular ART1 algorithm, but has been modified resulting in a more VLSI-friendly ...
    • Icon

      A Real-Time, Event Driven Neuromorphic System for Goal-Directed Attentional Selection  [Article]

      Gallupi, Francesco; Brohan, Kevin; Davidson, Simón; Serrano Gotarredona, María Teresa; Pérez Carrasco, José Antonio; Linares Barranco, Bernabé; Furber, Steve B. (Springer Verlag, 2012)
      Computation with spiking neurons takes advantage of the abstraction of action potentials into streams of stereotypical events, which encode information through their timing. This approach both reduces power consumption ...
    • Icon

      A spatial calibrated AER contrast retina with adjustable contrast threshold  [Presentation]

      Leñero Bardallo, Juan Antonio; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (2009)
      Address Event Representation (AER) is an emergent technology for assembling modular multi-blocks bio-inspired sensory and processing systems. Visual sensors (retinae) are among the first AER modules to be reported since ...
    • Icon

      A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems  [Article]

      Costas Santos, Jesús; Serrano Gotarredona, María Teresa; Serrano Gotarredona, Rafael; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2007)
      We present a 32 32 pixels contrast retina microchip that provides its output as an address event representation (AER) stream. Spatial contrast is computed as the ratio between pixel photocurrent and a local average between ...
    • Icon

      A Spiking Neural Network Model of the Lateral Geniculate Nucleus on the SpiNNaker Machine  [Article]

      Sen-Bhattacharya, Basabdatta; Serrano Gotarredona, María Teresa; Balassa, Lorinc; Bhattacharya, Akash; Stokes, Alan B.; Rowley, Andrew; Sugiarto, Indar; Furber, Steve B. (Frontiers Media, 2017)
      We present a spiking neural network model of the thalamic Lateral Geniculate Nucleus (LGN) developed on SpiNNaker, which is a state-of-the-art digital neuromorphic hardware built with very-low-power ARM processors. The ...
    • Icon

      A stored program 2/sup nd/ order/3-layer complex cell CNN-UM  [Presentation]

      Rekeczky, Csaba; Serrano Gotarredona, María Teresa; Roska, Tamás; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2000)
      A stored program 2/sup nd/ order/3-layer complex cell cellular neural network Universal Machine (CNN-UM) architecture is introduced. We discuss a number of phenomena that can be generated in this system by a single CNN ...
    • Icon

      Active Perception with Dynamic Vision Sensors. Minimum Saccades with Optimum Recognition  [Article]

      Yousefzadeh, Amirreza; Orchard, Garrick; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers (IEEE), 2018)
      Vision processing with Dynamic Vision Sensors (DVS) is becoming increasingly popular. This type of bio-inspired vision sensor does not record static scenes. DVS pixel activity relies on changes in light intensity. In ...