Browsing by Author 

Browsing by Author "Sánchez Sinencio, Edgar"  

Now showing items 1-20 of 27

    • Article
      Icon

      10mhz cmos ota-c voltage-controlled quadrature oscillator 

      Linares Barranco, Bernabé; Rodríguez Vázquez, Ángel Benito; Sánchez Sinencio, Edgar; Huertas Díaz, José Luis (Institution of Engineering and Technology, 1989)
      A quadrature-type voltage-controlled oscillator with operational transconductance amplifiers and capacitors (OTA-C) is ...
    • Presentation
      Icon

      A basic building block approach to CMOS design of analog neuro/fuzzy systems 

      Vidal Verdú, Fernando; Rodríguez Vázquez, Ángel Benito; Linares Barranco, Bernabé; Sánchez Sinencio, Edgar (Institute of Electrical and Electronics Engineers, 1994)
      Outlines a systematic approach to design fuzzy inference systems using analog integrated circuits in standard CMOS VLSI ...
    • Article
      Icon

      A CMOS analog adaptive BAM with on-chip learning and weight refreshing 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1993)
      In this paper we will extend the transconductance-mode (T-mode) approach [1] to implement analog continuous-time neural ...
    • Presentation
      Icon

      A CMOS Implementation of Fitzhugh-Nagumo Neuron Model 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1990)
      A CMOS circuit is proposed that emulates FitzHugh-Nagumo's differential equations using OTAs, diode connected MOSFETs and ...
    • Article
      Icon

      A modular T-mode design approach for analog neural network hardware implementations 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)
      A modular transconductance-mode (T-mode) design approach is presented for analog hardware implementations of neural networks. ...
    • Presentation
      Icon

      A novel CMOS analog neural oscillator cell 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Newcomb, Robert W.; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1989)
      A very flexible programmable CMOS analog neural oscillator cell architecture is presented. The proposed neuron circuit ...
    • Presentation
      Icon

      A piecewise-linear function approximation using current mode circuits 

      Ramírez Angulo, Jaime; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 1992)
      A methodology to design currentmode circuits for piecewise-linear function approximation is presented. The technique is ...
    • Article
      Icon

      A Programmable Neural Oscillator Cell 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1989)
      A programmable analog neural oscillator cell architecture is presented. The proposed neuron circuit is of hysteretic neural ...
    • Article
      Icon

      An Accurate Automatic Quality-Factor Tuning Scheme for Second-Order LC Filters 

      Bahmani, Faramarz; Serrano Gotarredona, María Teresa; Sánchez Sinencio, Edgar (IEEE Computer Society, 2007)
      This paper presents a scheme to accurately tune the quality factor of second-order LC bandpass filters. The information ...
    • Presentation
      Icon

      Analog integrated neural-like circuits for nonlinear programming 

      Rodríguez Vázquez, Ángel Benito; Domínguez Castro, Rafael; Huertas Díaz, José Luis; Sánchez Sinencio, Edgar (Institute of Electrical and Electronics Engineers, 1989)
      A systematic approach for the design of analog neural nonlinear programming solvers using switched-capacitor (SC) integrated ...
    • Presentation
      Icon

      Analog neural networks for real-time constrained optimization 

      Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis; Sánchez Sinencio, Edgar; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 1990)
      Architectures and circuit techniques for implementing general piecewise constrained optimization problems using VLSI ...
    • Article
      Icon

      Analog Neural Programmable Optimizers in CMOS VLSI Technologies 

      Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis; Sánchez Sinencio, Edgar (Institute of Electrical and Electronics Engineers, 1992)
      A 3-μm CMOS IC is presented demonstrating the concept of an analog neural system for constrained optimization. A serial ...
    • Presentation
      Icon

      Architectures and building blocks for CMOS VLSI analog "neural" programmable optimizers 

      Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis; Sánchez Sinencio, Edgar (Institute of Electrical and Electronics Engineers, 1992)
      A modular reconfigurable serial architecture is presented for the analog/digital implementation of constrained optimization ...
    • Presentation
      Icon

      CMOS analog neural network systems based on oscillatory neurons 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)
      This paper addresses the design of two neural network systems based on the use of pulsing neurons. Each neuron is built ...
    • Presentation
      Icon

      CMOS circuit implementations for neuron models 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 1990)
      The mathematical neuron basic cells used as basic cells in popular neural network architectures and algorithms are discussed. ...
    • Article
      Icon

      CMOS OTA-C high-frequency sinusoidal oscillators 

      Linares Barranco, Bernabé; Rodríguez Vázquez, Ángel Benito; Sánchez Sinencio, Edgar; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1991)
      Several topology families are given to implement practical CMOS sinusoidal oscillators by using operational transconductance ...
    • Presentation
      Icon

      Frequency tuning loop for VCOs 

      Linares Barranco, Bernabé; Rodríguez Vázquez, Ángel Benito; Sánchez Sinencio, Edgar; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1991)
      A frequency tuning circuit is introduced for VCOs (voltage-controlled oscillators) so that the final relationship between ...
    • Presentation
      Icon

      Generation and design of sinusoidal oscillators using OTAS 

      Linares Barranco, Bernabé; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis; Sánchez Sinencio, Edgar; Hoyle, Javier J. (Institute of Electrical and Electronics Engineers, 1988)
      The design of voltage-controlled oscillators (VCOs) using operational transconductance amplifiers (OTAs) is discussed. ...
    • Presentation
      Icon

      Hysteresis based neural oscillators for VLSI implementations 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1991)
      The actual tendency in most of the work that is being done in VLSI neural network research is to use the simplest possible ...
    • Presentation
      Icon

      Modular analog continuous-time VLSI neural networks with on chip hebbian learning and analog storage 

      Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis (Institute of Electrical and Electronics Engineers, 1992)
      A modular analog circuit design approach for hardware implementations of neural networks is presented. This approach is ...