Now showing items 1-13 of 13

    • Presentation
      Icon

      3D multi-layer vision architecture for surveillance and reconnaissance applications 

      Földesy, Péter; Carmona Galán, Ricardo; Zarandy, A.; Rekeczky, Csaba; Rodríguez Vázquez, Ángel Benito; Roska, Tamás (Institute of Electrical and Electronics Engineers, 2009)
      The architecture and the design details of a multilayer combined mixed-signal and digital sensor-processor array chip is ...
    • Presentation
      Icon

      A 0.5 /spl mu/m CMOS CNN analog random access memory chip for massive image processing 

      Carmona Galán, Ricardo; Espejo Meana, Servando Carlos; Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Roska, Tamás; Kozek, Tibor; Chua, Leon O. (Institute of Electrical and Electronics Engineers, 1998)
      An analog RAM has been designed to act as a cache memory for a CNN Universal Machine. Hence, all the non-standard chips ...
    • Article
      Icon

      A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage 

      Domínguez Castro, Rafael; Espejo Meana, Servando Carlos; Rodríguez Vázquez, Ángel Benito; Carmona Galán, Ricardo; Földesy, Péter; Zarándy, Ákos; Szolgay, Péter; Szirányi, Tamás; Roska, Tamás (Institute of Electrical and Electronics Engineers, 1997)
      This paper presents a CMOS chip for the parallel acquisition and concurrent analog processing of two-dimensional (2-D) ...
    • Article
      Icon

      A Bio-Inspired Two-Layer Mixed-Signal Flexible Programmable Chip for Early Vision 

      Carmona Galán, Ricardo; Jiménez Garrido, Francisco José; Domínguez Castro, Rafael; Espejo Meana, Servando Carlos; Roska, Tamás; Rekeczky, Csaba; Petrás, István; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2003)
      A bio-inspired model for an analog programmable array processor (APAP), based on studies on the vertebrate retina, has ...
    • Presentation
      Icon

      A stored program 2/sup nd/ order/3-layer complex cell CNN-UM 

      Rekeczky, Csaba; Serrano Gotarredona, María Teresa; Roska, Tamás; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2000)
      A stored program 2/sup nd/ order/3-layer complex cell cellular neural network Universal Machine (CNN-UM) architecture is ...
    • Article
      Icon

      An 0.5-μm CMOS analog random access memory chip for TeraOPS speed multimedia video processing 

      Carmona Galán, Ricardo; Espejo Meana, Servando Carlos; Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Roska, Tamás; Kozek, Tibor; Chua, Leon O. (Institute of Electrical and Electronics Engineers, 1999)
      Data compressing, data coding, and communications in object-oriented multimedia applications like telepresence, computer-aided ...
    • Presentation
      Icon

      Bio-inspired 0.35μm CMOS Time-to-Digital Converter with 29.3ps LSB 

      Mozsary, Andras; Rodríguez Vázquez, Ángel Benito; Chung, Jen-Feng; Roska, Tamás (Institute of Electrical and Electronics Engineers, 2006)
      Time-to-digital converter (TDC) integrated circuit is introduced in this paper. It is based on chain of delay elements ...
    • Presentation
      Icon

      CNN technology in action 

      Zarandy, Akos; Espejo Meana, Servando Carlos; Foldesy, Péter; Kek, Laszlo; Liñán Cembrano, Gustavo; Rekeczky, Csaba; Rodríguez Vázquez, Ángel Benito; Roska, Tamás; Szatmári, István; Sziranyi, Tamas; Szolgay, Péter (Institute of Electrical and Electronics Engineers, 2000)
      Two Cellular Neural Net Universal Machine (CNN-UM) prototypes are demonstrated in action. The first one is the latest 4096 ...
    • Presentation
      Icon

      Digital processor array implementation aspects of a 3D multi-layer vision architecture 

      Földesy, Peter; Carmona Galán, Ricardo; Rekeczky, Csaba; Zarandy, A.; Rodríguez Vázquez, Ángel Benito; Roska, Tamás (Institute of Electrical and Electronics Engineers, 2010)
      Technological aspects of the 3D integration of a multilayer combined mixed-signal and digital sensor-processor array chip ...
    • Article
      Icon

      Exploration of spatial-temporal dynamic phenomena in a 32×32-cell stored program two-layer CNN universal machine chip prototype 

      Petrás, István; Rekeczky, Csaba; Roska, Tamás; Carmona Galán, Ricardo; Jiménez Garrido, Francisco José; Rodríguez Vázquez, Ángel Benito (World Scientific Publishing, 2003)
      This paper describes a full-custom mixed-signal chip that embeds digitally programmable analog parallel processing and ...
    • Presentation
      Icon

      Review of CMOS implementations of the CNN universal machine-type visual microprocessors 

      Roska, Tamás; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2000)
      While in most application areas digital processors can solve problems initially, in some fields their capabilities are ...
    • Article
      Icon

      Toward visual microprocessors 

      Roska, Tamás; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2002)
      This paper outlines motivations and models underlying the design of visual microprocessors based on the cellular neural ...
    • Chapter of Book
      Icon

      VISCUBE: A multi-layer vision chip 

      Zarandy, Akos; Rekeczky, Csaba; Földesy, P.; Carmona Galán, Ricardo; Liñán Cembrano, Gustavo; Gergely, S.; Rodríguez Vázquez, Ángel Benito; Roska, Tamás (Springer Science+Business Media, 2011)
      Vertically integrated focal-plane sensor-processor chip design, combining image sensor with mixed-signal and digital ...